From: Zhenyu Ye <yezhenyu2@huawei.com>
To: Catalin Marinas <catalin.marinas@arm.com>
Cc: <will@kernel.org>, <suzuki.poulose@arm.com>, <maz@kernel.org>,
<steven.price@arm.com>, <guohanjun@huawei.com>, <olof@lixom.net>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <linux-arch@vger.kernel.org>,
<linux-mm@kvack.org>, <arm@kernel.org>, <xiexiangyou@huawei.com>,
<prime.zeng@hisilicon.com>, <zhangshaokun@hisilicon.com>,
<kuhn.chenqun@huawei.com>
Subject: Re: [PATCH v1 2/2] arm64: tlb: Use the TLBI RANGE feature in arm64
Date: Fri, 10 Jul 2020 14:07:32 +0800 [thread overview]
Message-ID: <8ada2e1b-19d8-58cc-e9cb-e52ddeafd876@huawei.com> (raw)
In-Reply-To: <20200709173616.GC6579@gaia>
Hi Catalin,
On 2020/7/10 1:36, Catalin Marinas wrote:
> On Thu, Jul 09, 2020 at 05:10:54PM +0800, Zhenyu Ye wrote:
>> #define __tlbi_level(op, addr, level) do { \
>> u64 arg = addr; \
>> \
>> if (cpus_have_const_cap(ARM64_HAS_ARMv8_4_TTL) && \
>> + !cpus_have_const_cap(ARM64_HAS_TLBI_RANGE) && \
>> level) { \
>> u64 ttl = level & 3; \
>> - \
>> - switch (PAGE_SIZE) { \
>> - case SZ_4K: \
>> - ttl |= TLBI_TTL_TG_4K << 2; \
>> - break; \
>> - case SZ_16K: \
>> - ttl |= TLBI_TTL_TG_16K << 2; \
>> - break; \
>> - case SZ_64K: \
>> - ttl |= TLBI_TTL_TG_64K << 2; \
>> - break; \
>> - } \
>> - \
>> + ttl |= get_trans_granule() << 2; \
>> arg &= ~TLBI_TTL_MASK; \
>> arg |= FIELD_PREP(TLBI_TTL_MASK, ttl); \
>> } \
>
> I think checking for !ARM64_HAS_TLBI_RANGE here is incorrect. I can see
> why you attempted this since the range and classic ops have a different
> position for the level but now you are not passing the TTL at all for
> the classic TLBI. It's also inconsistent to have the range ops get the
> level in the addr argument while the classic ops added in the
> __tlbi_level macro.
>
You are right, this is really a serious problem. But this can be avoided
after removing the check for ARM64_HAS_TLBI_RANGE and dropping the
__tlbi_last_level.
Just call __tlbi() and __tlbi_user() when doing range ops.
> I'd rather have two sets of macros, __tlbi_level and __tlbi_range_level,
> called depending on whether you use classic or range ops.
>
Then we have to add __tlbi_user_range_level, too. And if we move the num
and scale out of __TLBI_VADDR_RANGE, the __TLBI_VADDR_RANGE macro will make
little sense (addr and asid also can be moved out).
__TLBI_VADDR macro is defined to create a properly formatted VA operand for
the TLBI, then how about add the level to __TLBI_VADDR, just like:
#define __TLBI_VADDR(addr, asid, level) \
({ \
unsigned long __ta = (addr) >> 12; \
__ta &= GENMASK_ULL(43, 0); \
__ta |= (unsigned long)(asid) << 48; \
if (cpus_have_const_cap(ARM64_HAS_ARMv8_4_TTL)) { \
u64 ttl = get_trans_granule() << 2 + level & 3; \
__ta |= ttl << 44; \
} \
__ta; \
})
Then we should make sure __TLBI_VADDR is used for all TLBI operands. But
the related code has changed a lot in this merge window, so I perfer to
do this in the future, after all below be merged:
git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms.git kvm-arm64/el2-obj-v4.1
git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms.git kvm-arm64/pre-nv-5.9
git://git.kernel.org/pub/scm/linux/kernel/git/arm64/linux.git for-next/tlbi
Currently, keep the range ops get the level in the addr argument, the classic
ops added the level in the __tlbi_level macro.
>> @@ -108,6 +119,49 @@
>> __tlbi_level(op, (arg | USER_ASID_FLAG), level); \
>> } while (0)
>>
>> +#define __tlbi_last_level(op1, op2, arg, last_level, tlb_level) do { \
>> + if (last_level) { \
>> + __tlbi_level(op1, arg, tlb_level); \
>> + __tlbi_user_level(op1, arg, tlb_level); \
>> + } else { \
>> + __tlbi_level(op2, arg, tlb_level); \
>> + __tlbi_user_level(op2, arg, tlb_level); \
>> + } \
>> +} while (0)
>
> And you could drop this altogether. I know it's slightly more lines of
> code but keeping it expanded in __flush_tlb_range() would be clearer.
Thanks,
Zhenyu
prev parent reply other threads:[~2020-07-10 6:07 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-07-09 9:10 [PATCH v1 0/2] arm64: tlb: add support for TLBI RANGE instructions Zhenyu Ye
2020-07-09 9:10 ` [PATCH v1 1/2] arm64: tlb: Detect the ARMv8.4 TLBI RANGE feature Zhenyu Ye
2020-07-09 9:10 ` [PATCH v1 2/2] arm64: tlb: Use the TLBI RANGE feature in arm64 Zhenyu Ye
2020-07-09 9:14 ` Zhenyu Ye
2020-07-09 17:36 ` Catalin Marinas
2020-07-10 6:07 ` Zhenyu Ye [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=8ada2e1b-19d8-58cc-e9cb-e52ddeafd876@huawei.com \
--to=yezhenyu2@huawei.com \
--cc=arm@kernel.org \
--cc=catalin.marinas@arm.com \
--cc=guohanjun@huawei.com \
--cc=kuhn.chenqun@huawei.com \
--cc=linux-arch@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mm@kvack.org \
--cc=maz@kernel.org \
--cc=olof@lixom.net \
--cc=prime.zeng@hisilicon.com \
--cc=steven.price@arm.com \
--cc=suzuki.poulose@arm.com \
--cc=will@kernel.org \
--cc=xiexiangyou@huawei.com \
--cc=zhangshaokun@hisilicon.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox