From: "Christophe Leroy (CS GROUP)" <chleroy@kernel.org>
To: "Ritesh Harjani (IBM)" <ritesh.list@gmail.com>,
linuxppc-dev@lists.ozlabs.org
Cc: linux-mm@kvack.org, Hugh Dickins <hughd@google.com>,
Andrew Morton <akpm@linux-foundation.org>,
Madhavan Srinivasan <maddy@linux.ibm.com>,
Nicholas Piggin <npiggin@gmail.com>,
"Aneesh Kumar K . V" <aneesh.kumar@kernel.org>,
Venkat Rao Bagalkote <venkat88@linux.ibm.com>
Subject: Re: [RFC v1 07/10] powerpc: book3s64: Rename tlbie_va_lpid to tlbie_va_pid_lpid
Date: Wed, 4 Mar 2026 10:04:02 +0100 [thread overview]
Message-ID: <88b77e80-8b6c-44de-b74f-ad589d49b6cd@kernel.org> (raw)
In-Reply-To: <465a2aac31f00d395be0d551574de37786ace094.1772013273.git.ritesh.list@gmail.com>
Le 25/02/2026 à 12:04, Ritesh Harjani (IBM) a écrit :
> It only make sense to rename these functions, so it's better reflect what
> they are supposed to do. For e.g. __tlbie_va_pid_lpid name better reflect
> that it is invalidating tlbie using VA, PID and LPID.
>
> No functional change in this patch.
>
> Signed-off-by: Ritesh Harjani (IBM) <ritesh.list@gmail.com>
Reviewed-by: Christophe Leroy (CS GROUP) <chleroy@kernel.org>
> ---
> arch/powerpc/mm/book3s64/radix_tlb.c | 20 ++++++++++----------
> 1 file changed, 10 insertions(+), 10 deletions(-)
>
> diff --git a/arch/powerpc/mm/book3s64/radix_tlb.c b/arch/powerpc/mm/book3s64/radix_tlb.c
> index 339bd276840b..1adf20798ca6 100644
> --- a/arch/powerpc/mm/book3s64/radix_tlb.c
> +++ b/arch/powerpc/mm/book3s64/radix_tlb.c
> @@ -1411,7 +1411,7 @@ static __always_inline void __tlbie_pid_lpid(unsigned long pid,
> trace_tlbie(0, 0, rb, rs, ric, prs, r);
> }
>
> -static __always_inline void __tlbie_va_lpid(unsigned long va, unsigned long pid,
> +static __always_inline void __tlbie_va_pid_lpid(unsigned long va, unsigned long pid,
> unsigned long lpid,
> unsigned long ap, unsigned long ric)
> {
> @@ -1443,7 +1443,7 @@ static inline void fixup_tlbie_pid_lpid(unsigned long pid, unsigned long lpid)
>
> if (cpu_has_feature(CPU_FTR_P9_TLBIE_STQ_BUG)) {
> asm volatile("ptesync" : : : "memory");
> - __tlbie_va_lpid(va, pid, lpid, mmu_get_ap(MMU_PAGE_64K),
> + __tlbie_va_pid_lpid(va, pid, lpid, mmu_get_ap(MMU_PAGE_64K),
> RIC_FLUSH_TLB);
> }
> }
> @@ -1474,7 +1474,7 @@ static inline void _tlbie_pid_lpid(unsigned long pid, unsigned long lpid,
> asm volatile("eieio; tlbsync; ptesync" : : : "memory");
> }
>
> -static inline void fixup_tlbie_va_range_lpid(unsigned long va,
> +static inline void fixup_tlbie_va_range_pid_lpid(unsigned long va,
> unsigned long pid,
> unsigned long lpid,
> unsigned long ap)
> @@ -1486,11 +1486,11 @@ static inline void fixup_tlbie_va_range_lpid(unsigned long va,
>
> if (cpu_has_feature(CPU_FTR_P9_TLBIE_STQ_BUG)) {
> asm volatile("ptesync" : : : "memory");
> - __tlbie_va_lpid(va, pid, lpid, ap, RIC_FLUSH_TLB);
> + __tlbie_va_pid_lpid(va, pid, lpid, ap, RIC_FLUSH_TLB);
> }
> }
>
> -static inline void __tlbie_va_range_lpid(unsigned long start, unsigned long end,
> +static inline void __tlbie_va_range_pid_lpid(unsigned long start, unsigned long end,
> unsigned long pid, unsigned long lpid,
> unsigned long page_size,
> unsigned long psize)
> @@ -1499,12 +1499,12 @@ static inline void __tlbie_va_range_lpid(unsigned long start, unsigned long end,
> unsigned long ap = mmu_get_ap(psize);
>
> for (addr = start; addr < end; addr += page_size)
> - __tlbie_va_lpid(addr, pid, lpid, ap, RIC_FLUSH_TLB);
> + __tlbie_va_pid_lpid(addr, pid, lpid, ap, RIC_FLUSH_TLB);
>
> - fixup_tlbie_va_range_lpid(addr - page_size, pid, lpid, ap);
> + fixup_tlbie_va_range_pid_lpid(addr - page_size, pid, lpid, ap);
> }
>
> -static inline void _tlbie_va_range_lpid(unsigned long start, unsigned long end,
> +static inline void _tlbie_va_range_pid_lpid(unsigned long start, unsigned long end,
> unsigned long pid, unsigned long lpid,
> unsigned long page_size,
> unsigned long psize, bool also_pwc)
> @@ -1512,7 +1512,7 @@ static inline void _tlbie_va_range_lpid(unsigned long start, unsigned long end,
> asm volatile("ptesync" : : : "memory");
> if (also_pwc)
> __tlbie_pid_lpid(pid, lpid, RIC_FLUSH_PWC);
> - __tlbie_va_range_lpid(start, end, pid, lpid, page_size, psize);
> + __tlbie_va_range_pid_lpid(start, end, pid, lpid, page_size, psize);
> asm volatile("eieio; tlbsync; ptesync" : : : "memory");
> }
>
> @@ -1563,7 +1563,7 @@ void do_h_rpt_invalidate_prt(unsigned long pid, unsigned long lpid,
> _tlbie_pid_lpid(pid, lpid, RIC_FLUSH_TLB);
> return;
> }
> - _tlbie_va_range_lpid(start, end, pid, lpid,
> + _tlbie_va_range_pid_lpid(start, end, pid, lpid,
> (1UL << def->shift), psize, false);
> }
> }
next prev parent reply other threads:[~2026-03-04 9:04 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-02-25 11:04 [RFC v1 00/10] Misc powerpc fixes and refactoring Ritesh Harjani (IBM)
2026-02-25 11:04 ` [RFC v1 02/10] powerpc: book3s64: Fix unmap race with PMD THP migration entry Ritesh Harjani (IBM)
2026-03-04 8:54 ` Christophe Leroy (CS GROUP)
2026-02-25 11:04 ` [RFC v1 03/10] mm/debug_vm_pgtable.c: Add test to zap " Ritesh Harjani (IBM)
2026-02-25 11:04 ` [RFC v1 04/10] powerpc/64s/tlbflush-radix: Remove unused radix__flush_tlb_pwc() Ritesh Harjani (IBM)
2026-03-04 8:55 ` Christophe Leroy (CS GROUP)
2026-02-25 11:04 ` [RFC v1 05/10] powerpc/64s: Move serialize_against_pte_lookup() to hash_pgtable.c Ritesh Harjani (IBM)
2026-03-04 9:00 ` Christophe Leroy (CS GROUP)
2026-02-25 11:04 ` [RFC v1 06/10] powerpc/64s: Kill the unused argument of exit_lazy_flush_tlb Ritesh Harjani (IBM)
2026-03-04 9:02 ` Christophe Leroy (CS GROUP)
2026-02-25 11:04 ` [RFC v1 07/10] powerpc: book3s64: Rename tlbie_va_lpid to tlbie_va_pid_lpid Ritesh Harjani (IBM)
2026-03-04 9:04 ` Christophe Leroy (CS GROUP) [this message]
2026-02-25 11:04 ` [RFC v1 08/10] powerpc: book3s64: Rename tlbie_lpid_va to tlbie_va_lpid Ritesh Harjani (IBM)
2026-03-04 9:06 ` Christophe Leroy (CS GROUP)
2026-02-25 11:04 ` [RFC v1 09/10] powerpc: book3s64: Make use of H_RPTI_TYPE_ALL macro Ritesh Harjani (IBM)
2026-03-04 9:07 ` Christophe Leroy (CS GROUP)
2026-02-25 11:04 ` [RFC v1 10/10] powerpc: Add MMU_FTRS_POSSIBLE & MMU_FTRS_ALWAYS Ritesh Harjani (IBM)
2026-03-04 9:09 ` Christophe Leroy (CS GROUP)
2026-03-04 9:23 ` Ritesh Harjani
2026-02-25 11:42 ` [RFC v1 01/10] powerpc/pgtable-frag: Fix bad page state in pte_frag_destroy Ritesh Harjani
2026-02-25 11:04 ` Ritesh Harjani (IBM)
2026-03-04 8:53 ` Christophe Leroy (CS GROUP)
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=88b77e80-8b6c-44de-b74f-ad589d49b6cd@kernel.org \
--to=chleroy@kernel.org \
--cc=akpm@linux-foundation.org \
--cc=aneesh.kumar@kernel.org \
--cc=hughd@google.com \
--cc=linux-mm@kvack.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=maddy@linux.ibm.com \
--cc=npiggin@gmail.com \
--cc=ritesh.list@gmail.com \
--cc=venkat88@linux.ibm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox