* L2 cache alignment and page coloring
@ 2007-08-14 18:16 Jeff Keasler
2007-08-14 18:33 ` Chris Snook
0 siblings, 1 reply; 2+ messages in thread
From: Jeff Keasler @ 2007-08-14 18:16 UTC (permalink / raw)
To: linux-mm
Hi,
I work in an HPC environment where we run a process with a tight inner
loop (entirely contained in the I-cache) to work on large quantities of
data. We've reduced system services to minimize our process getting
swapped out.
I am concerned that using malloc(L2_CACHE_SIZE) in user space is mapping
the underlying physical pages such that they do not form a cover of the
L2 cache (i.e. several physical pages are aliasing into the same part of
the L2 cache).
Are there any tricks available to force a more cache friendly
virtual-to-physical mapping from user space?
Thanks,
-Jeff
PS Even better if it is likely to work for L3 cache.
--
To unsubscribe, send a message with 'unsubscribe linux-mm' in
the body to majordomo@kvack.org. For more info on Linux MM,
see: http://www.linux-mm.org/ .
Don't email: <a href=mailto:"dont@kvack.org"> email@kvack.org </a>
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: L2 cache alignment and page coloring
2007-08-14 18:16 L2 cache alignment and page coloring Jeff Keasler
@ 2007-08-14 18:33 ` Chris Snook
0 siblings, 0 replies; 2+ messages in thread
From: Chris Snook @ 2007-08-14 18:33 UTC (permalink / raw)
To: keasler; +Cc: linux-mm
Jeff Keasler wrote:
> Hi,
>
> I work in an HPC environment where we run a process with a tight inner
> loop (entirely contained in the I-cache) to work on large quantities of
> data. We've reduced system services to minimize our process getting
> swapped out.
>
> I am concerned that using malloc(L2_CACHE_SIZE) in user space is mapping
> the underlying physical pages such that they do not form a cover of the
> L2 cache (i.e. several physical pages are aliasing into the same part of
> the L2 cache).
>
> Are there any tricks available to force a more cache friendly
> virtual-to-physical mapping from user space?
>
> Thanks,
> -Jeff
>
> PS Even better if it is likely to work for L3 cache.
There may be easier methods depending on your architecture, but if the memory
region is contiguous in both virtual and physical memory, it's pretty much
impossible for any set-associative cache implementation (even L3) to alias it
inefficiently. Therefore I suggest using hugepages. Just make sure that either
you're using CPUs with lots of hugepage TLB entries, or that you won't be using
very many of them at once.
-- Chris
--
To unsubscribe, send a message with 'unsubscribe linux-mm' in
the body to majordomo@kvack.org. For more info on Linux MM,
see: http://www.linux-mm.org/ .
Don't email: <a href=mailto:"dont@kvack.org"> email@kvack.org </a>
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2007-08-14 18:33 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2007-08-14 18:16 L2 cache alignment and page coloring Jeff Keasler
2007-08-14 18:33 ` Chris Snook
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox