From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id 01D95C83030 for ; Thu, 3 Jul 2025 23:36:22 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id 71322280006; Thu, 3 Jul 2025 19:36:22 -0400 (EDT) Received: by kanga.kvack.org (Postfix, from userid 40) id 6EAF58E0009; Thu, 3 Jul 2025 19:36:22 -0400 (EDT) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 5B2E0280006; Thu, 3 Jul 2025 19:36:22 -0400 (EDT) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0013.hostedemail.com [216.40.44.13]) by kanga.kvack.org (Postfix) with ESMTP id 49AFF8E0009 for ; Thu, 3 Jul 2025 19:36:22 -0400 (EDT) Received: from smtpin12.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay08.hostedemail.com (Postfix) with ESMTP id 0824A1404E3 for ; Thu, 3 Jul 2025 23:36:22 +0000 (UTC) X-FDA: 83624564604.12.BCA2EB3 Received: from NAM12-DM6-obe.outbound.protection.outlook.com (mail-dm6nam12on2062.outbound.protection.outlook.com [40.107.243.62]) by imf14.hostedemail.com (Postfix) with ESMTP id 34926100009 for ; Thu, 3 Jul 2025 23:36:19 +0000 (UTC) Authentication-Results: imf14.hostedemail.com; dkim=pass header.d=Nvidia.com header.s=selector2 header.b=EheTqO8b; arc=pass ("microsoft.com:s=arcselector10001:i=1"); spf=pass (imf14.hostedemail.com: domain of balbirs@nvidia.com designates 40.107.243.62 as permitted sender) smtp.mailfrom=balbirs@nvidia.com; dmarc=pass (policy=reject) header.from=nvidia.com ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1751585779; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references:dkim-signature; bh=7a70XP0t0ei/VO5nYH7eK2ZyAnvGFuQ4t6h9ehtVjLg=; b=T7h6I6xUUhMLyxj6tX7zG2BkEwKYEBUmFHrde70CyRArNXUyq0vjWdKr9drVFX8Ugcruob 1RfamY60SkguNC0uV5OWLyP/Iceh+1rgIomEIKCGz+hLhkwT6YJqfha/CIxXHwzl8NfiVY RTyBamY4dXJU9OC9d7zBrGRUiwvZFxM= ARC-Seal: i=2; s=arc-20220608; d=hostedemail.com; t=1751585779; a=rsa-sha256; cv=pass; b=vu+XqpSESCJu+tmeC6aaR3XDVVXJHYeZ0RJmTi5UbjXeHai4OmvENUTCS1R9L/P8DIYeA9 fpiu6Hhblksvu2J7CqHx0XX9xZazXsaoG2zRVTymhH4UQaUf8rlFQkTLFjPz0x2/d3Q/ej FqzAoGIzZ/ijQ2Rm5HAOjc5fSunonBg= ARC-Authentication-Results: i=2; imf14.hostedemail.com; dkim=pass header.d=Nvidia.com header.s=selector2 header.b=EheTqO8b; arc=pass ("microsoft.com:s=arcselector10001:i=1"); spf=pass (imf14.hostedemail.com: domain of balbirs@nvidia.com designates 40.107.243.62 as permitted sender) smtp.mailfrom=balbirs@nvidia.com; dmarc=pass (policy=reject) header.from=nvidia.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Si/F+LjXY+Yy2eau8kpVmMhHNV2E4l5Sxoip2CFgB6JhGgXi679obnral1qXZCkXuGfAG9ADt0SAkvTbi7NfSjb+9ab27YAcFMtXYnzO1z41bxgacFF4o/PTHPfacOYLGdm3NylLtlLg8Om8992LG6zlwODEZbUuowptpyFnjKY3uX9L7ANUGA2pu7ozYFsD82XJg38BPaqOm51BhFcp7u/0d9BG6yOu2haj2WHCD4AGoQI3hsn3quPLdf7T+TINL3EA+M/vxeWPvCduhDdlNudVucoSr+BIjAr6vUuWLAHxTT+Dt8zMAE7yhNopdIZlBYUVupXYGK9JB/AaYITezw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=7a70XP0t0ei/VO5nYH7eK2ZyAnvGFuQ4t6h9ehtVjLg=; b=IQjiQnih0zAAjhwevYPKKfDgRMkfbv2IfCpvd3qcdKQ3GkuFlh9BczZEoLvfNqfdKx8eXQ4vLbkkQ6XGzx6eq09MXI1wCDiUUGdwzYOj8jKUDZhkXlAXTi2WYsWndTy4dl5s10sGsqD10/s2cEZVS/OpbU/+Rur9kptUlfArW5ppvm0KJsmjuYeqz6p9TYd1jUc60WRtelybv9LLVUak0TYs82zcakXhlL5VTYgCd0kSzJYxubRuK2u4zqYMX4vn6DmyPD1EZbM0mP5SzxPCDWP3HqQdt964GuDflrfJOBRhC0sM4a4Q9CbV7yL/sY99A7A/Nq9BlJXJD9mKBneXPw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com; dkim=pass header.d=nvidia.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=7a70XP0t0ei/VO5nYH7eK2ZyAnvGFuQ4t6h9ehtVjLg=; b=EheTqO8bOotMSAS+vIrZLPvKyxvyn4mMWf0hANTf+75tgW/tIwmkDT3IRja7z9u+cD37gxCDpAlmnVoSIhNuQGyC8hPj/QO/h2B218Z/OSbG5cg/ofHV+sYs3EsPqaopXthtld+IqhgnBIq2QqM2E4Z4Bx/StK90utmSIyP9az5toIsVnrgJEqe0AIDye9CqcSfl2SdLbAgXNbx5cu0DEdj4Q4aJAsUWg4hNkAnOkSmLODTOGPyLCn/J68VcwmuswVx9Rztw0P3Oo5obTdA8G+ZGDkQc8gA2NlTdYZWCWj5fm2UmtRETmmupEn3niCBdPRMngATwSXT3bSkMF5Li/Q== Received: from PH8PR12MB7277.namprd12.prod.outlook.com (2603:10b6:510:223::13) by SJ0PR12MB7459.namprd12.prod.outlook.com (2603:10b6:a03:48d::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8901.22; Thu, 3 Jul 2025 23:36:06 +0000 Received: from PH8PR12MB7277.namprd12.prod.outlook.com ([fe80::3a4:70ea:ff05:1251]) by PH8PR12MB7277.namprd12.prod.outlook.com ([fe80::3a4:70ea:ff05:1251%4]) with mapi id 15.20.8880.015; Thu, 3 Jul 2025 23:36:06 +0000 From: Balbir Singh To: linux-mm@kvack.org Cc: akpm@linux-foundation.org, linux-kernel@vger.kernel.org, Balbir Singh , Karol Herbst , Lyude Paul , Danilo Krummrich , David Airlie , Simona Vetter , =?UTF-8?q?J=C3=A9r=C3=B4me=20Glisse?= , Shuah Khan , David Hildenbrand , Barry Song , Baolin Wang , Ryan Roberts , Matthew Wilcox , Peter Xu , Zi Yan , Kefeng Wang , Jane Chu , Alistair Popple , Donet Tom Subject: [v1 resend 06/12] lib/test_hmm: test cases and support for zone device private THP Date: Fri, 4 Jul 2025 09:35:05 +1000 Message-ID: <20250703233511.2028395-7-balbirs@nvidia.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250703233511.2028395-1-balbirs@nvidia.com> References: <20250703233511.2028395-1-balbirs@nvidia.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-ClientProxiedBy: SN6PR01CA0022.prod.exchangelabs.com (2603:10b6:805:b6::35) To PH8PR12MB7277.namprd12.prod.outlook.com (2603:10b6:510:223::13) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PH8PR12MB7277:EE_|SJ0PR12MB7459:EE_ X-MS-Office365-Filtering-Correlation-Id: fbd81e0f-09cf-485d-22c9-08ddba8a6177 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|376014|7416014|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?B?b1Q5R0VNQkdLM3R5b0tWaUhnY2YyZWhyRTV0bWpZc01xVlc4bE1HemZIQjZl?= =?utf-8?B?K1c0SFl3ZTJud3NoQ0pzTVRtK21qUU1iWEo5NnIxKzNkbVlURm5nOFk4QkVO?= =?utf-8?B?UFVmK2swUkdzL3BuYmZFSi91bEdCaXJpVzZZaVpwVWEzc0drYUd5WmVBeEFh?= =?utf-8?B?OEc0aDZYaHFxRU4vUWVPd3ZoOTZYaTVhK1E0RGRmaHlnZElidkJvdlNUalRx?= =?utf-8?B?SnN3U3JHUTJKNUFYTUhrbm8rNStkbWhRSlFoekovRDlLditWUHBBb1o1VW5t?= =?utf-8?B?YVNDWlV0eDgrRURHQnFyc21BVTltV0lBM1lQL21DUHJucjViNEExQXFvUGw4?= =?utf-8?B?WXNDSXRoQ2FkdldJTVArNHljRDVidndWMEt1Sy9TVWZnQjJUMEhoV2hvV1Aw?= =?utf-8?B?Umw5Q0FWNkdBTTVpM293eVNjMit0RDVKbUxaR1U2R3BKUUFUOENVOXdhY2Rv?= =?utf-8?B?MlMrRkhhUXhZeDdub1lTYTd0UGZsbDFrOHRvRUpoTEw5TWQxN2pKaEFuMDZW?= =?utf-8?B?QzFlNlh1VTZ2SVJ5ekM2TGp5S1J5WktvV3RzZjFjMGM4SFNsWWx1Y2VDYUtG?= =?utf-8?B?NUc1RjUxQnpEU0JKQ2d2L1VRa2tuZ1FFYXpZVG14SHZ1VFA1TVU4T0dpRzEy?= =?utf-8?B?b1VMaTBpbXdzRmpPWWdFcnBIZ0VVQjY1UGdpVXc4U3BVUWhKZC9qcjlZS2dU?= =?utf-8?B?Z0tsZFZra0FhY3ZkRmhXZ2RGQkZuSS83VW9HNkZZY0ZnY1QreGRkckFtLzNj?= =?utf-8?B?eVlxRytXUktQbkVmQjBJODdndXBaRHBBdkVEVTNpMU84eEJVSzIrT1pGRXZX?= =?utf-8?B?Y0FXY0VBNlBJakx2cU5PM3lQZ0txam51YkZ0L1BjVUNrODZWSDdqY2x6eGE2?= =?utf-8?B?NUdPSUJnYkljbVllMEN6blByc3ViRnZlM3J0OHNMU3liNk5SRHo1dGExSEdm?= =?utf-8?B?MUsxSkpJbU1GMkRJY2ljTGtkWlp6MkRoYnVHbk5lNEZoY1NxL0lrRjNyN1dD?= =?utf-8?B?MXNyWGRQU2xYcWRqejVsWi94Z2FMcVVJZFV0UUFOdDFSb0ZjTWhCMnpXdFl1?= =?utf-8?B?UHFIUHFvTnF6eGpPbWkyMUw0b1QzTTRXSGxrWDBzVHA1NTZSZGFQQVh0b1c3?= =?utf-8?B?a1loZnBXZTRaL2NoZWlkOWI5aEZEd3ZWRWxYV1A2L0lwdEVvMU1Hb0F0QTNw?= =?utf-8?B?ejY5VjdvVzc0emVQSkdlWUNhWHpBSjVxK3lVdjU4K3pJbGllNG9KSDNCcXlm?= =?utf-8?B?cUN3L1BGTUdibS96K05HYTdUSXFZQzE4VFROU0hYSFFrVkp1c2RRZjdwbTFr?= =?utf-8?B?aFRxZzROdXJWMHlDUTJIb2R0Si96SHRpbGRNaFlJdlNvdjlocnNBVDBKYzly?= =?utf-8?B?djhCVDNhYzVKWjBCYzhRczYwc3RCZ0drdU5uYjU1aUE4S3k5NkxvUktJT1VN?= =?utf-8?B?Ymd5ZXNkTE15OVR0cnZNMWN0YWFQcUcrVk5KOXE0c1QxRExWV2ZZdTRYQ2Zm?= =?utf-8?B?VGtxbEoydnFLbDdiT2R3Tm93T2txSnEwRXdmbFdxMFV0RXBVQ0RUbk5tbXBk?= =?utf-8?B?aWVvR2ZMNjV6RGRibHNVUUpuSkZBakxEeWxQTTZUeWtHN0J4WEd2N2VUL0tC?= =?utf-8?B?cUN4aEFGemRCK3o1YWI2QTJmZk9FdXNwWHdrY1hnSm4rUEMyd3ZaYjhMVnNQ?= =?utf-8?B?UFF1dGZHL1V1bWxzVmM2eDZOODErWEdFRXJXUW5Yc0lHaWNQUktkU3ViL3lK?= =?utf-8?B?R2RNQzJzejE3L2grZFprT0tteHhoZnlOd1dLekMzQ3kxdU43NHEwOE03OVVl?= =?utf-8?B?dW9SUzdZd1kzdVBaUklQVlVabG02ZkZsN21LcDZ3cjVSQlBtdmNSVHRtNzF2?= =?utf-8?B?bHhybll3M0VWU29aUk1STW5aT3VvVzJwcEg2UzJCS3I3RXk2OStFUENpR1lj?= =?utf-8?Q?4XqnfDzesw8=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PH8PR12MB7277.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(376014)(7416014)(1800799024);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?NmkxYnEvb045U2tLc3VqWnNaN2NYVjVQRFNwelM5ZjdQWmxVVXRVRTZiL2dz?= =?utf-8?B?azlEbGdWUEIyTUVyRGQ2dTFoUmRCU1FaSjQ4R2NvMWhlZ21PUEx5SVI1dXJN?= =?utf-8?B?a3dGVUhpVURta0dmSmM1eElFeDlVaFRBS1Z0MXc3L2ExbHd2cG5CK2pwbWlN?= =?utf-8?B?SnE2QkQzQ3dvalNtdmhZSnFBY2FLcER4dHBkNVVzYWZGaCtZM1AybmRMcFBC?= =?utf-8?B?ekNmdENMdVJ0VFBuVXl5TlNDOWkxc2tiQTR6alJPSERFQ3RuREZNdG5aTWp2?= =?utf-8?B?UUF3WmVJZkhjZzBJemx5QUttQ0RPcXRRM2I0VHNNRit1aHRhVEk1czVRbk5s?= =?utf-8?B?c0ZtcTNHMXlQNit3RVE5cVQzV1RxUDFqdGdDdDZJczNUZjl5L2ZaRVlGVE5q?= =?utf-8?B?S0ZrQXN6NUZqN3d5LzhPVHRRQzJTVDN1dmFNWS8zVndLZ3kxOTRhaW9tVkh5?= =?utf-8?B?MTR2a1paUUxKdi9XSGl5RlBNZHFVQTI1YjRicy9QRnYvSFBjSlFQY2tnVWli?= =?utf-8?B?bGEyM2pQK3dmT3NxNGtmK3p0OVJWSDhrVzhZL3AzK0IxV0I4VHQzbkVRcm95?= =?utf-8?B?TXRrMS9sMDJTSjQ4NGxzbDNmM04yVDJlbWN1dUk0OS9ZV1NvNGZLY1VRYmVT?= =?utf-8?B?b2pTZWZ4N1c1SlFmZGVSZktISzVlczZVN1AyRUU5K1BSVGozZEJ2QXhBUWpN?= =?utf-8?B?bS82UlhuVi8xdjYwZ2Q3SVlBQUtaZGJ2SUsxU2N2cHp0RnhLck9xeE1RYVNx?= =?utf-8?B?VzZXempTVlcreGpMUjJ4SkRaZTZIcjNiOG5PVjQ5MFBYaVhlV3Qvd0c3czEw?= =?utf-8?B?SGV3K2tYeUZSNGRhRXlnVDhWdXZlUUtXNVVZZ1hjVVY1eDFzWXVHZ0xFZDVL?= =?utf-8?B?bERKMmFGQUZ6SXlLc3F0QTBScDUrVVpwU3NlVjY0cjczdi85dE82ak4ybnZq?= =?utf-8?B?SFlVUHoxT2kyRnZ1aTdGWjlOTk41aDROb2NWczMxMFo0WVVzdko0WTVHNVNn?= =?utf-8?B?eU9vdDR5N1BMcjNieW9nQjlPQmRPTEtPWnMwU0x1UU9KNjdqajl6Q3E1NElH?= =?utf-8?B?Q2tPNmVBSDFESTZiR28rWXJML1dQcHlVZmdTeHlkczZRZXR6bVcyVWp5N0o1?= =?utf-8?B?VGpjZUdPMWVhVVBpMjUzbGd4MkhhM1l3ek9yc2xMSXZrL3R4ZHY5aVhha25M?= =?utf-8?B?aDROb1hMMlVHVEVFUUN5d0tqODY3Ump0N0ZoL3RWRmw1L0UxelFzU0Z2a0tz?= =?utf-8?B?MGtSNUZ0VHI4V21FaW5GNldKUk5SclVTWlcvc21zSWM1Y3pzNUtHc2xkQm94?= =?utf-8?B?UzgzZldXT1ZNVDlSOGZqa2UyVkxXVnMySFdtS3dIM2RSUFlMb3JOYlZ2bkRB?= =?utf-8?B?aTFnSTBFQU1SVndaMm9UTzk3Y0Nma2E2M0xWbDkxZEZXQUdNSE5BOXM2ZlNj?= =?utf-8?B?NWJRMzFQcGpZN21EMUNhUkY1WlNwd2V3amFYV0svT0JhZTZTYlg2MjhEcHBO?= =?utf-8?B?bVhDbjJhTjFKNDRPZHdjdWRuaDNDbnUwMFc2ZUxDbEJJZ0MvMjI3VWU2VlhG?= =?utf-8?B?VlpJSVpjVGxPMGlpWitiWmJEaUhOSzVCTE5JY3N6VzVvTEVoUmdFUUlCdHha?= =?utf-8?B?M0c1OXJreW95QlRHUE1McVNtTnN6TmF5Nm1FNE9LeERsQTlMaHIzQVc1bzZX?= =?utf-8?B?Z2hNTHlIdEhBaWZWc1ZqYmM3ODF2VUlKQWUvblBpeDFyZXc4YWVsUEpkT0Zx?= =?utf-8?B?RmhGaTZ4NmtSR3luenRpT09vczY0L2Y4RDI2d0NsVDBiZUhVY2JVdElweG5o?= =?utf-8?B?MlFUM1d0cmo4bTNHZWdkc0tTOUU2cU9KckNnL2lnZTVpL05LMVFkaVlVMkxh?= =?utf-8?B?T2t0dTR1TTdvQnlrdUEvYmRJMFBJdEtHTFBqdlNNT0xQVjl4QzhKdGxiTjNt?= =?utf-8?B?dUVNbUl3VmdMWmJKTDU3bGhENHZXYmVUL2JMRDVrVzY4Q3hBNFBELzFSYnIy?= =?utf-8?B?RlZ1enhRNEd4TGVWT1JvNSs3Sjh6Q0ltN0ZtdExMOHg2SHowVm1BZjcrOEtU?= =?utf-8?B?WDc3c2N1TGFyQkhkNS9oN2xsZFJSK2o0RUNkK3ZJSDZpdUgyYVdWN0QwaGJa?= =?utf-8?Q?fjzFy0FzEdeo8ZLB6ZPeOLNvT?= X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-Network-Message-Id: fbd81e0f-09cf-485d-22c9-08ddba8a6177 X-MS-Exchange-CrossTenant-AuthSource: PH8PR12MB7277.namprd12.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Jul 2025 23:36:06.2033 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: VUpmIGNCkmMNaKKWzg4uTnJwbRuLCSQ22R/VqDaAZdBw56z1W8QAjTSh90HuHUcY8KUV0TtzJ8tCGrd9kf4bVA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR12MB7459 X-Rspam-User: X-Rspamd-Server: rspam08 X-Rspamd-Queue-Id: 34926100009 X-Stat-Signature: 74p8zk6xb9xygmhoapdgwwcbjqxtzzrf X-HE-Tag: 1751585779-465418 X-HE-Meta: U2FsdGVkX19PO9sqPrG0Ad3y3K3WhcClv7jmOAiak5MUIBDf06B7edyR7oI02YV3nTbUISmV9XvnAQYAcWAiQZYcViPwlY73Af5gqOatxaC/gzP9ZpbZ+qxQ1z2f7wAwe1DdMVvlfkFIGG94DzElckTd9uo8jgcIUcRUSN1/BYD0lp2eOa8t+058HQyUBs9gciAJ02nmoBaJZPzBuUrrmrB76REOCYg3eE6DlrawkP5pKqvxivi9rO/6qY1EQuuIY8SOH+O0uV4EK1q/lCzF1U3RZ+ApSp2cY+ZpLa7qVk6Hfl4wT/mW3RtIP36y21JHpjmAWPJqW7miqOtU3f9Mv+lkZLaDgOX0xxXt1SyxlqGgNdJh9WIKMwxM0wJxBvA5qp7595UA5uEXgjaM5LBn4b59YOjgEG1VNkqHMP+T4sOD8SmWj0KwiWb4G1u03sgALOr9ZdRIOqwF7Rbe2I1Hdoz2u1HKcncPnO7zjTuyIbqc8yqRf+rJxojLy/McQ/bRuU8d279+ZVwiuJfm8gTICF2bV9HxxoeHrsZul6dGcNeENFY1e3rY7CTBi/aDF606vh8L8eJHh/zeQvXJdlnrau9PNHddpPh08xhiS+6/zN8dgNtkBCVwTOPDWLO38iI9og7LCBlbgihOoFa6q8MdNvcWTA8lAWOcxtmBlnmvTcyCYNwQ3vm9oyQEyeX+04I+YFe37etYVTbxrKG7XOj8N0T8wHUSZ6k+o88ym2Kp9Hz4J81DNkcVJUBPLZUzRSKOvOQcyfsll3mkGx6i/SQTGElUD3j1bitw9DMDf0oJzAaEXJsjUi3H3csGgEMH02Szvo02f7tKWyJAItQeo8mrDq/AKPIH/LMYUFK3+E3zozi2Enn8ME/0oP0FFFa62HymPPOZsl/nlvTr3qI46tAV223yCbNJeexxouwKP4/hj8Vi+nkmZkifK5Dc5ZgWbiZ2supOH09AfRAePoNplJ8 OLxipu9C xF5gBaY/ktyL2y97ZHwWvAp5o+Pnl34DbJ8SyNFfWyNmmw1JRPPW+8Q0/1o5+A30Z9Sfy68JLDGWnuYgaSrGCEixWksL/pAf6C0HrJUjYMcL+DHj3QOjDgszjYpn2KJWdS3cUviv4RqkTMY3j9zF426rRtoELfwL+oXHdhIUHArLU/LKvULKTJhAr1ef5phDKW7AtFh7Njfe85yofGFhZQQ4OYghoj8K4OmW5XBloNUtrXhP60unmTegYH8O7qaq/nSUw+Eg+K4X1J6wa/4dwjLUPEHMndLt1XI3YJ9TZbCZ0fIQ7p3Ms5kC9fs7W4oTdiiR/n+GE3xoW6d5NVyYMNcLLfNRldLiRBR4Vus6u833q/arNbWMXuCGSEs4saAGf5H5JHiRRCVeWOJU41hcwq2PW6Be9pEGsVc2CsrlYZ+N+8EqfAIlPuEWW4IZeNB0EeyWFC+SbE+Cil31U50H4jGWITUibIB8dE/tukbzVrEM6dS1bqCj1iRp10vb0izIu/YUhqtq0QYXzolzHr6eoc0jgSR42ZZ4SvZeTRoQcdQTCYxmpK/nXMcsXXQrTklDtJERkfZmusF2/PZoe53MIc3BX6DZDwz1Su16YW3PTGivw1Oo8TTlSREA8+1g+IkICSTuuKj7vt7FB1IYoQPHCuE/pCJLzqHHnG+yOpJJX3g1WNxszBmFpWEMDzwF5gKmyBSNQupNH6f9nkfWtByZYkUlLwccB8ITt7ZvOJNxkYx1j58hKsH9YuTTuAQz5uTdb0fZq6vMmhEVmxA47xLv8woJ9MU0LCXSGV2j1 X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: List-Subscribe: List-Unsubscribe: Enhance the hmm test driver (lib/test_hmm) with support for THP pages. A new pool of free_folios() has now been added to the dmirror device, which can be allocated when a request for a THP zone device private page is made. Add compound page awareness to the allocation function during normal migration and fault based migration. These routines also copy folio_nr_pages() when moving data between system memory and device memory. args.src and args.dst used to hold migration entries are now dynamically allocated (as they need to hold HPAGE_PMD_NR entries or more). Split and migrate support will be added in future patches in this series. Cc: Karol Herbst Cc: Lyude Paul Cc: Danilo Krummrich Cc: David Airlie Cc: Simona Vetter Cc: "Jérôme Glisse" Cc: Shuah Khan Cc: David Hildenbrand Cc: Barry Song Cc: Baolin Wang Cc: Ryan Roberts Cc: Matthew Wilcox Cc: Peter Xu Cc: Zi Yan Cc: Kefeng Wang Cc: Jane Chu Cc: Alistair Popple Cc: Donet Tom Signed-off-by: Balbir Singh --- lib/test_hmm.c | 355 +++++++++++++++++++++++++++++++++++++++---------- 1 file changed, 282 insertions(+), 73 deletions(-) diff --git a/lib/test_hmm.c b/lib/test_hmm.c index 761725bc713c..95b4276a17fd 100644 --- a/lib/test_hmm.c +++ b/lib/test_hmm.c @@ -119,6 +119,7 @@ struct dmirror_device { unsigned long calloc; unsigned long cfree; struct page *free_pages; + struct folio *free_folios; spinlock_t lock; /* protects the above */ }; @@ -492,7 +493,7 @@ static int dmirror_write(struct dmirror *dmirror, struct hmm_dmirror_cmd *cmd) } static int dmirror_allocate_chunk(struct dmirror_device *mdevice, - struct page **ppage) + struct page **ppage, bool is_large) { struct dmirror_chunk *devmem; struct resource *res = NULL; @@ -572,20 +573,45 @@ static int dmirror_allocate_chunk(struct dmirror_device *mdevice, pfn_first, pfn_last); spin_lock(&mdevice->lock); - for (pfn = pfn_first; pfn < pfn_last; pfn++) { + for (pfn = pfn_first; pfn < pfn_last; ) { struct page *page = pfn_to_page(pfn); + if (is_large && IS_ALIGNED(pfn, HPAGE_PMD_NR) + && (pfn + HPAGE_PMD_NR <= pfn_last)) { + page->zone_device_data = mdevice->free_folios; + mdevice->free_folios = page_folio(page); + pfn += HPAGE_PMD_NR; + continue; + } + page->zone_device_data = mdevice->free_pages; mdevice->free_pages = page; + pfn++; } + + ret = 0; if (ppage) { - *ppage = mdevice->free_pages; - mdevice->free_pages = (*ppage)->zone_device_data; - mdevice->calloc++; + if (is_large) { + if (!mdevice->free_folios) { + ret = -ENOMEM; + goto err_unlock; + } + *ppage = folio_page(mdevice->free_folios, 0); + mdevice->free_folios = (*ppage)->zone_device_data; + mdevice->calloc += HPAGE_PMD_NR; + } else if (mdevice->free_pages) { + *ppage = mdevice->free_pages; + mdevice->free_pages = (*ppage)->zone_device_data; + mdevice->calloc++; + } else { + ret = -ENOMEM; + goto err_unlock; + } } +err_unlock: spin_unlock(&mdevice->lock); - return 0; + return ret; err_release: mutex_unlock(&mdevice->devmem_lock); @@ -598,10 +624,13 @@ static int dmirror_allocate_chunk(struct dmirror_device *mdevice, return ret; } -static struct page *dmirror_devmem_alloc_page(struct dmirror_device *mdevice) +static struct page *dmirror_devmem_alloc_page(struct dmirror *dmirror, + bool is_large) { struct page *dpage = NULL; struct page *rpage = NULL; + unsigned int order = is_large ? HPAGE_PMD_ORDER : 0; + struct dmirror_device *mdevice = dmirror->mdevice; /* * For ZONE_DEVICE private type, this is a fake device so we allocate @@ -610,49 +639,55 @@ static struct page *dmirror_devmem_alloc_page(struct dmirror_device *mdevice) * data and ignore rpage. */ if (dmirror_is_private_zone(mdevice)) { - rpage = alloc_page(GFP_HIGHUSER); + rpage = folio_page(folio_alloc(GFP_HIGHUSER, order), 0); if (!rpage) return NULL; } spin_lock(&mdevice->lock); - if (mdevice->free_pages) { + if (is_large && mdevice->free_folios) { + dpage = folio_page(mdevice->free_folios, 0); + mdevice->free_folios = dpage->zone_device_data; + mdevice->calloc += 1 << order; + spin_unlock(&mdevice->lock); + } else if (!is_large && mdevice->free_pages) { dpage = mdevice->free_pages; mdevice->free_pages = dpage->zone_device_data; mdevice->calloc++; spin_unlock(&mdevice->lock); } else { spin_unlock(&mdevice->lock); - if (dmirror_allocate_chunk(mdevice, &dpage)) + if (dmirror_allocate_chunk(mdevice, &dpage, is_large)) goto error; } - zone_device_page_init(dpage); + init_zone_device_folio(page_folio(dpage), order); dpage->zone_device_data = rpage; return dpage; error: if (rpage) - __free_page(rpage); + __free_pages(rpage, order); return NULL; } static void dmirror_migrate_alloc_and_copy(struct migrate_vma *args, struct dmirror *dmirror) { - struct dmirror_device *mdevice = dmirror->mdevice; const unsigned long *src = args->src; unsigned long *dst = args->dst; unsigned long addr; - for (addr = args->start; addr < args->end; addr += PAGE_SIZE, - src++, dst++) { + for (addr = args->start; addr < args->end; ) { struct page *spage; struct page *dpage; struct page *rpage; + bool is_large = *src & MIGRATE_PFN_COMPOUND; + int write = (*src & MIGRATE_PFN_WRITE) ? MIGRATE_PFN_WRITE : 0; + unsigned long nr = 1; if (!(*src & MIGRATE_PFN_MIGRATE)) - continue; + goto next; /* * Note that spage might be NULL which is OK since it is an @@ -662,17 +697,45 @@ static void dmirror_migrate_alloc_and_copy(struct migrate_vma *args, if (WARN(spage && is_zone_device_page(spage), "page already in device spage pfn: 0x%lx\n", page_to_pfn(spage))) + goto next; + + dpage = dmirror_devmem_alloc_page(dmirror, is_large); + if (!dpage) { + struct folio *folio; + unsigned long i; + unsigned long spfn = *src >> MIGRATE_PFN_SHIFT; + struct page *src_page; + + if (!is_large) + goto next; + + if (!spage && is_large) { + nr = HPAGE_PMD_NR; + } else { + folio = page_folio(spage); + nr = folio_nr_pages(folio); + } + + for (i = 0; i < nr && addr < args->end; i++) { + dpage = dmirror_devmem_alloc_page(dmirror, false); + rpage = BACKING_PAGE(dpage); + rpage->zone_device_data = dmirror; + + *dst = migrate_pfn(page_to_pfn(dpage)) | write; + src_page = pfn_to_page(spfn + i); + + if (spage) + copy_highpage(rpage, src_page); + else + clear_highpage(rpage); + src++; + dst++; + addr += PAGE_SIZE; + } continue; - - dpage = dmirror_devmem_alloc_page(mdevice); - if (!dpage) - continue; + } rpage = BACKING_PAGE(dpage); - if (spage) - copy_highpage(rpage, spage); - else - clear_highpage(rpage); /* * Normally, a device would use the page->zone_device_data to @@ -684,10 +747,42 @@ static void dmirror_migrate_alloc_and_copy(struct migrate_vma *args, pr_debug("migrating from sys to dev pfn src: 0x%lx pfn dst: 0x%lx\n", page_to_pfn(spage), page_to_pfn(dpage)); - *dst = migrate_pfn(page_to_pfn(dpage)); - if ((*src & MIGRATE_PFN_WRITE) || - (!spage && args->vma->vm_flags & VM_WRITE)) - *dst |= MIGRATE_PFN_WRITE; + + *dst = migrate_pfn(page_to_pfn(dpage)) | write; + + if (is_large) { + int i; + struct folio *folio = page_folio(dpage); + *dst |= MIGRATE_PFN_COMPOUND; + + if (folio_test_large(folio)) { + for (i = 0; i < folio_nr_pages(folio); i++) { + struct page *dst_page = + pfn_to_page(page_to_pfn(rpage) + i); + struct page *src_page = + pfn_to_page(page_to_pfn(spage) + i); + + if (spage) + copy_highpage(dst_page, src_page); + else + clear_highpage(dst_page); + src++; + dst++; + addr += PAGE_SIZE; + } + continue; + } + } + + if (spage) + copy_highpage(rpage, spage); + else + clear_highpage(rpage); + +next: + src++; + dst++; + addr += PAGE_SIZE; } } @@ -734,14 +829,17 @@ static int dmirror_migrate_finalize_and_map(struct migrate_vma *args, const unsigned long *src = args->src; const unsigned long *dst = args->dst; unsigned long pfn; + const unsigned long start_pfn = start >> PAGE_SHIFT; + const unsigned long end_pfn = end >> PAGE_SHIFT; /* Map the migrated pages into the device's page tables. */ mutex_lock(&dmirror->mutex); - for (pfn = start >> PAGE_SHIFT; pfn < (end >> PAGE_SHIFT); pfn++, - src++, dst++) { + for (pfn = start_pfn; pfn < end_pfn; pfn++, src++, dst++) { struct page *dpage; void *entry; + int nr, i; + struct page *rpage; if (!(*src & MIGRATE_PFN_MIGRATE)) continue; @@ -750,13 +848,25 @@ static int dmirror_migrate_finalize_and_map(struct migrate_vma *args, if (!dpage) continue; - entry = BACKING_PAGE(dpage); - if (*dst & MIGRATE_PFN_WRITE) - entry = xa_tag_pointer(entry, DPT_XA_TAG_WRITE); - entry = xa_store(&dmirror->pt, pfn, entry, GFP_ATOMIC); - if (xa_is_err(entry)) { - mutex_unlock(&dmirror->mutex); - return xa_err(entry); + if (*dst & MIGRATE_PFN_COMPOUND) + nr = folio_nr_pages(page_folio(dpage)); + else + nr = 1; + + WARN_ON_ONCE(end_pfn < start_pfn + nr); + + rpage = BACKING_PAGE(dpage); + VM_BUG_ON(folio_nr_pages(page_folio(rpage)) != nr); + + for (i = 0; i < nr; i++) { + entry = folio_page(page_folio(rpage), i); + if (*dst & MIGRATE_PFN_WRITE) + entry = xa_tag_pointer(entry, DPT_XA_TAG_WRITE); + entry = xa_store(&dmirror->pt, pfn + i, entry, GFP_ATOMIC); + if (xa_is_err(entry)) { + mutex_unlock(&dmirror->mutex); + return xa_err(entry); + } } } @@ -829,31 +939,61 @@ static vm_fault_t dmirror_devmem_fault_alloc_and_copy(struct migrate_vma *args, unsigned long start = args->start; unsigned long end = args->end; unsigned long addr; + unsigned int order = 0; + int i; - for (addr = start; addr < end; addr += PAGE_SIZE, - src++, dst++) { + for (addr = start; addr < end; ) { struct page *dpage, *spage; spage = migrate_pfn_to_page(*src); if (!spage || !(*src & MIGRATE_PFN_MIGRATE)) - continue; + goto next; if (WARN_ON(!is_device_private_page(spage) && !is_device_coherent_page(spage))) - continue; + goto next; spage = BACKING_PAGE(spage); - dpage = alloc_page_vma(GFP_HIGHUSER_MOVABLE, args->vma, addr); - if (!dpage) - continue; - pr_debug("migrating from dev to sys pfn src: 0x%lx pfn dst: 0x%lx\n", - page_to_pfn(spage), page_to_pfn(dpage)); + order = folio_order(page_folio(spage)); + + if (order) + dpage = folio_page(vma_alloc_folio(GFP_HIGHUSER_MOVABLE, + order, args->vma, addr), 0); + else + dpage = alloc_page_vma(GFP_HIGHUSER_MOVABLE, args->vma, addr); + + /* Try with smaller pages if large allocation fails */ + if (!dpage && order) { + dpage = alloc_page_vma(GFP_HIGHUSER_MOVABLE, args->vma, addr); + if (!dpage) + return VM_FAULT_OOM; + order = 0; + } + pr_debug("migrating from sys to dev pfn src: 0x%lx pfn dst: 0x%lx\n", + page_to_pfn(spage), page_to_pfn(dpage)); lock_page(dpage); xa_erase(&dmirror->pt, addr >> PAGE_SHIFT); copy_highpage(dpage, spage); *dst = migrate_pfn(page_to_pfn(dpage)); if (*src & MIGRATE_PFN_WRITE) *dst |= MIGRATE_PFN_WRITE; + if (order) + *dst |= MIGRATE_PFN_COMPOUND; + + for (i = 0; i < (1 << order); i++) { + struct page *src_page; + struct page *dst_page; + + src_page = pfn_to_page(page_to_pfn(spage) + i); + dst_page = pfn_to_page(page_to_pfn(dpage) + i); + + xa_erase(&dmirror->pt, addr >> PAGE_SHIFT); + copy_highpage(dst_page, src_page); + } +next: + addr += PAGE_SIZE << order; + src += 1 << order; + dst += 1 << order; } return 0; } @@ -879,11 +1019,14 @@ static int dmirror_migrate_to_system(struct dmirror *dmirror, unsigned long size = cmd->npages << PAGE_SHIFT; struct mm_struct *mm = dmirror->notifier.mm; struct vm_area_struct *vma; - unsigned long src_pfns[32] = { 0 }; - unsigned long dst_pfns[32] = { 0 }; struct migrate_vma args = { 0 }; unsigned long next; int ret; + unsigned long *src_pfns; + unsigned long *dst_pfns; + + src_pfns = kvcalloc(PTRS_PER_PTE, sizeof(*src_pfns), GFP_KERNEL | __GFP_NOFAIL); + dst_pfns = kvcalloc(PTRS_PER_PTE, sizeof(*dst_pfns), GFP_KERNEL | __GFP_NOFAIL); start = cmd->addr; end = start + size; @@ -902,7 +1045,7 @@ static int dmirror_migrate_to_system(struct dmirror *dmirror, ret = -EINVAL; goto out; } - next = min(end, addr + (ARRAY_SIZE(src_pfns) << PAGE_SHIFT)); + next = min(end, addr + (PTRS_PER_PTE << PAGE_SHIFT)); if (next > vma->vm_end) next = vma->vm_end; @@ -912,7 +1055,7 @@ static int dmirror_migrate_to_system(struct dmirror *dmirror, args.start = addr; args.end = next; args.pgmap_owner = dmirror->mdevice; - args.flags = dmirror_select_device(dmirror); + args.flags = dmirror_select_device(dmirror) | MIGRATE_VMA_SELECT_COMPOUND; ret = migrate_vma_setup(&args); if (ret) @@ -928,6 +1071,8 @@ static int dmirror_migrate_to_system(struct dmirror *dmirror, out: mmap_read_unlock(mm); mmput(mm); + kvfree(src_pfns); + kvfree(dst_pfns); return ret; } @@ -939,12 +1084,12 @@ static int dmirror_migrate_to_device(struct dmirror *dmirror, unsigned long size = cmd->npages << PAGE_SHIFT; struct mm_struct *mm = dmirror->notifier.mm; struct vm_area_struct *vma; - unsigned long src_pfns[32] = { 0 }; - unsigned long dst_pfns[32] = { 0 }; struct dmirror_bounce bounce; struct migrate_vma args = { 0 }; unsigned long next; int ret; + unsigned long *src_pfns; + unsigned long *dst_pfns; start = cmd->addr; end = start + size; @@ -955,6 +1100,18 @@ static int dmirror_migrate_to_device(struct dmirror *dmirror, if (!mmget_not_zero(mm)) return -EINVAL; + ret = -ENOMEM; + src_pfns = kvcalloc(PTRS_PER_PTE, sizeof(*src_pfns), + GFP_KERNEL | __GFP_NOFAIL); + if (!src_pfns) + goto free_mem; + + dst_pfns = kvcalloc(PTRS_PER_PTE, sizeof(*dst_pfns), + GFP_KERNEL | __GFP_NOFAIL); + if (!dst_pfns) + goto free_mem; + + ret = 0; mmap_read_lock(mm); for (addr = start; addr < end; addr = next) { vma = vma_lookup(mm, addr); @@ -962,7 +1119,7 @@ static int dmirror_migrate_to_device(struct dmirror *dmirror, ret = -EINVAL; goto out; } - next = min(end, addr + (ARRAY_SIZE(src_pfns) << PAGE_SHIFT)); + next = min(end, addr + (PTRS_PER_PTE << PAGE_SHIFT)); if (next > vma->vm_end) next = vma->vm_end; @@ -972,7 +1129,8 @@ static int dmirror_migrate_to_device(struct dmirror *dmirror, args.start = addr; args.end = next; args.pgmap_owner = dmirror->mdevice; - args.flags = MIGRATE_VMA_SELECT_SYSTEM; + args.flags = MIGRATE_VMA_SELECT_SYSTEM | + MIGRATE_VMA_SELECT_COMPOUND; ret = migrate_vma_setup(&args); if (ret) goto out; @@ -992,7 +1150,7 @@ static int dmirror_migrate_to_device(struct dmirror *dmirror, */ ret = dmirror_bounce_init(&bounce, start, size); if (ret) - return ret; + goto free_mem; mutex_lock(&dmirror->mutex); ret = dmirror_do_read(dmirror, start, end, &bounce); mutex_unlock(&dmirror->mutex); @@ -1003,11 +1161,14 @@ static int dmirror_migrate_to_device(struct dmirror *dmirror, } cmd->cpages = bounce.cpages; dmirror_bounce_fini(&bounce); - return ret; + goto free_mem; out: mmap_read_unlock(mm); mmput(mm); +free_mem: + kfree(src_pfns); + kfree(dst_pfns); return ret; } @@ -1200,6 +1361,7 @@ static void dmirror_device_evict_chunk(struct dmirror_chunk *chunk) unsigned long i; unsigned long *src_pfns; unsigned long *dst_pfns; + unsigned int order = 0; src_pfns = kvcalloc(npages, sizeof(*src_pfns), GFP_KERNEL | __GFP_NOFAIL); dst_pfns = kvcalloc(npages, sizeof(*dst_pfns), GFP_KERNEL | __GFP_NOFAIL); @@ -1215,13 +1377,25 @@ static void dmirror_device_evict_chunk(struct dmirror_chunk *chunk) if (WARN_ON(!is_device_private_page(spage) && !is_device_coherent_page(spage))) continue; + + order = folio_order(page_folio(spage)); spage = BACKING_PAGE(spage); - dpage = alloc_page(GFP_HIGHUSER_MOVABLE | __GFP_NOFAIL); + if (src_pfns[i] & MIGRATE_PFN_COMPOUND) { + dpage = folio_page(folio_alloc(GFP_HIGHUSER_MOVABLE, + order), 0); + } else { + dpage = alloc_page(GFP_HIGHUSER_MOVABLE | __GFP_NOFAIL); + order = 0; + } + + /* TODO Support splitting here */ lock_page(dpage); - copy_highpage(dpage, spage); dst_pfns[i] = migrate_pfn(page_to_pfn(dpage)); if (src_pfns[i] & MIGRATE_PFN_WRITE) dst_pfns[i] |= MIGRATE_PFN_WRITE; + if (order) + dst_pfns[i] |= MIGRATE_PFN_COMPOUND; + folio_copy(page_folio(dpage), page_folio(spage)); } migrate_device_pages(src_pfns, dst_pfns, npages); migrate_device_finalize(src_pfns, dst_pfns, npages); @@ -1234,7 +1408,12 @@ static void dmirror_remove_free_pages(struct dmirror_chunk *devmem) { struct dmirror_device *mdevice = devmem->mdevice; struct page *page; + struct folio *folio; + + for (folio = mdevice->free_folios; folio; folio = folio_zone_device_data(folio)) + if (dmirror_page_to_chunk(folio_page(folio, 0)) == devmem) + mdevice->free_folios = folio_zone_device_data(folio); for (page = mdevice->free_pages; page; page = page->zone_device_data) if (dmirror_page_to_chunk(page) == devmem) mdevice->free_pages = page->zone_device_data; @@ -1265,6 +1444,7 @@ static void dmirror_device_remove_chunks(struct dmirror_device *mdevice) mdevice->devmem_count = 0; mdevice->devmem_capacity = 0; mdevice->free_pages = NULL; + mdevice->free_folios = NULL; kfree(mdevice->devmem_chunks); mdevice->devmem_chunks = NULL; } @@ -1378,18 +1558,30 @@ static void dmirror_devmem_free(struct page *page) { struct page *rpage = BACKING_PAGE(page); struct dmirror_device *mdevice; + struct folio *folio = page_folio(rpage); + unsigned int order = folio_order(folio); - if (rpage != page) - __free_page(rpage); + if (rpage != page) { + if (order) + __free_pages(rpage, order); + else + __free_page(rpage); + rpage = NULL; + } mdevice = dmirror_page_to_device(page); spin_lock(&mdevice->lock); /* Return page to our allocator if not freeing the chunk */ if (!dmirror_page_to_chunk(page)->remove) { - mdevice->cfree++; - page->zone_device_data = mdevice->free_pages; - mdevice->free_pages = page; + mdevice->cfree += 1 << order; + if (order) { + page->zone_device_data = mdevice->free_folios; + mdevice->free_folios = page_folio(page); + } else { + page->zone_device_data = mdevice->free_pages; + mdevice->free_pages = page; + } } spin_unlock(&mdevice->lock); } @@ -1397,11 +1589,10 @@ static void dmirror_devmem_free(struct page *page) static vm_fault_t dmirror_devmem_fault(struct vm_fault *vmf) { struct migrate_vma args = { 0 }; - unsigned long src_pfns = 0; - unsigned long dst_pfns = 0; struct page *rpage; struct dmirror *dmirror; - vm_fault_t ret; + vm_fault_t ret = 0; + unsigned int order, nr; /* * Normally, a device would use the page->zone_device_data to point to @@ -1412,21 +1603,36 @@ static vm_fault_t dmirror_devmem_fault(struct vm_fault *vmf) dmirror = rpage->zone_device_data; /* FIXME demonstrate how we can adjust migrate range */ + order = folio_order(page_folio(vmf->page)); + nr = 1 << order; + + /* + * Consider a per-cpu cache of src and dst pfns, but with + * large number of cpus that might not scale well. + */ + args.start = ALIGN_DOWN(vmf->address, (1 << (PAGE_SHIFT + order))); args.vma = vmf->vma; - args.start = vmf->address; - args.end = args.start + PAGE_SIZE; - args.src = &src_pfns; - args.dst = &dst_pfns; + args.end = args.start + (PAGE_SIZE << order); + args.src = kcalloc(nr, sizeof(*args.src), GFP_KERNEL); + args.dst = kcalloc(nr, sizeof(*args.dst), GFP_KERNEL); args.pgmap_owner = dmirror->mdevice; args.flags = dmirror_select_device(dmirror); args.fault_page = vmf->page; + if (!args.src || !args.dst) { + ret = VM_FAULT_OOM; + goto err; + } + + if (order) + args.flags |= MIGRATE_VMA_SELECT_COMPOUND; + if (migrate_vma_setup(&args)) return VM_FAULT_SIGBUS; ret = dmirror_devmem_fault_alloc_and_copy(&args, dmirror); if (ret) - return ret; + goto err; migrate_vma_pages(&args); /* * No device finalize step is needed since @@ -1434,7 +1640,10 @@ static vm_fault_t dmirror_devmem_fault(struct vm_fault *vmf) * invalidated the device page table. */ migrate_vma_finalize(&args); - return 0; +err: + kfree(args.src); + kfree(args.dst); + return ret; } static const struct dev_pagemap_ops dmirror_devmem_ops = { @@ -1465,7 +1674,7 @@ static int dmirror_device_init(struct dmirror_device *mdevice, int id) return ret; /* Build a list of free ZONE_DEVICE struct pages */ - return dmirror_allocate_chunk(mdevice, NULL); + return dmirror_allocate_chunk(mdevice, NULL, false); } static void dmirror_device_remove(struct dmirror_device *mdevice) -- 2.49.0