From: guoren@kernel.org
To: arnd@arndb.de, gregkh@linuxfoundation.org,
torvalds@linux-foundation.org, paul.walmsley@sifive.com,
palmer@dabbelt.com, anup@brainfault.org, atishp@atishpatra.org,
oleg@redhat.com, kees@kernel.org, tglx@linutronix.de,
will@kernel.org, mark.rutland@arm.com, brauner@kernel.org,
akpm@linux-foundation.org, rostedt@goodmis.org,
edumazet@google.com, unicorn_wang@outlook.com,
inochiama@outlook.com, gaohan@iscas.ac.cn, shihua@iscas.ac.cn,
jiawei@iscas.ac.cn, wuwei2016@iscas.ac.cn, drew@pdp7.com,
prabhakar.mahadev-lad.rj@bp.renesas.com, ctsai390@andestech.com,
wefu@redhat.com, kuba@kernel.org, pabeni@redhat.com,
josef@toxicpanda.com, dsterba@suse.com, mingo@redhat.com,
peterz@infradead.org, boqun.feng@gmail.com, guoren@kernel.org,
xiao.w.wang@intel.com, qingfang.deng@siflower.com.cn,
leobras@redhat.com, jszhang@kernel.org,
conor.dooley@microchip.com, samuel.holland@sifive.com,
yongxuan.wang@sifive.com, luxu.kernel@bytedance.com,
david@redhat.com, ruanjinjie@huawei.com, cuiyunhui@bytedance.com,
wangkefeng.wang@huawei.com, qiaozhe@iscas.ac.cn
Cc: ardb@kernel.org, ast@kernel.org, linux-kernel@vger.kernel.org,
linux-riscv@lists.infradead.org, kvm@vger.kernel.org,
kvm-riscv@lists.infradead.org, linux-mm@kvack.org,
linux-crypto@vger.kernel.org, bpf@vger.kernel.org,
linux-input@vger.kernel.org, linux-perf-users@vger.kernel.org,
linux-serial@vger.kernel.org, linux-fsdevel@vger.kernel.org,
linux-arch@vger.kernel.org, maple-tree@lists.infradead.org,
linux-trace-kernel@vger.kernel.org, netdev@vger.kernel.org,
linux-atm-general@lists.sourceforge.net,
linux-btrfs@vger.kernel.org, netfilter-devel@vger.kernel.org,
coreteam@netfilter.org, linux-nfs@vger.kernel.org,
linux-sctp@vger.kernel.org, linux-usb@vger.kernel.org,
linux-media@vger.kernel.org
Subject: [RFC PATCH V3 29/43] rv64ilp32_abi: locking/atomic: Use BITS_PER_LONG for scripts
Date: Tue, 25 Mar 2025 08:16:10 -0400 [thread overview]
Message-ID: <20250325121624.523258-30-guoren@kernel.org> (raw)
In-Reply-To: <20250325121624.523258-1-guoren@kernel.org>
From: "Guo Ren (Alibaba DAMO Academy)" <guoren@kernel.org>
In RV64ILP32 ABI systems, BITS_PER_LONG equals 32 and determines
code selection, not CONFIG_64BIT.
Signed-off-by: Guo Ren (Alibaba DAMO Academy) <guoren@kernel.org>
---
include/linux/atomic/atomic-long.h | 174 ++++++++++++++---------------
scripts/atomic/gen-atomic-long.sh | 4 +-
2 files changed, 89 insertions(+), 89 deletions(-)
diff --git a/include/linux/atomic/atomic-long.h b/include/linux/atomic/atomic-long.h
index f86b29d90877..e31e0bdf9e26 100644
--- a/include/linux/atomic/atomic-long.h
+++ b/include/linux/atomic/atomic-long.h
@@ -9,7 +9,7 @@
#include <linux/compiler.h>
#include <asm/types.h>
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
typedef atomic64_t atomic_long_t;
#define ATOMIC_LONG_INIT(i) ATOMIC64_INIT(i)
#define atomic_long_cond_read_acquire atomic64_cond_read_acquire
@@ -34,7 +34,7 @@ typedef atomic_t atomic_long_t;
static __always_inline long
raw_atomic_long_read(const atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_read(v);
#else
return raw_atomic_read(v);
@@ -54,7 +54,7 @@ raw_atomic_long_read(const atomic_long_t *v)
static __always_inline long
raw_atomic_long_read_acquire(const atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_read_acquire(v);
#else
return raw_atomic_read_acquire(v);
@@ -75,7 +75,7 @@ raw_atomic_long_read_acquire(const atomic_long_t *v)
static __always_inline void
raw_atomic_long_set(atomic_long_t *v, long i)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
raw_atomic64_set(v, i);
#else
raw_atomic_set(v, i);
@@ -96,7 +96,7 @@ raw_atomic_long_set(atomic_long_t *v, long i)
static __always_inline void
raw_atomic_long_set_release(atomic_long_t *v, long i)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
raw_atomic64_set_release(v, i);
#else
raw_atomic_set_release(v, i);
@@ -117,7 +117,7 @@ raw_atomic_long_set_release(atomic_long_t *v, long i)
static __always_inline void
raw_atomic_long_add(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
raw_atomic64_add(i, v);
#else
raw_atomic_add(i, v);
@@ -138,7 +138,7 @@ raw_atomic_long_add(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_add_return(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_add_return(i, v);
#else
return raw_atomic_add_return(i, v);
@@ -159,7 +159,7 @@ raw_atomic_long_add_return(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_add_return_acquire(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_add_return_acquire(i, v);
#else
return raw_atomic_add_return_acquire(i, v);
@@ -180,7 +180,7 @@ raw_atomic_long_add_return_acquire(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_add_return_release(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_add_return_release(i, v);
#else
return raw_atomic_add_return_release(i, v);
@@ -201,7 +201,7 @@ raw_atomic_long_add_return_release(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_add_return_relaxed(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_add_return_relaxed(i, v);
#else
return raw_atomic_add_return_relaxed(i, v);
@@ -222,7 +222,7 @@ raw_atomic_long_add_return_relaxed(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_add(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_add(i, v);
#else
return raw_atomic_fetch_add(i, v);
@@ -243,7 +243,7 @@ raw_atomic_long_fetch_add(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_add_acquire(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_add_acquire(i, v);
#else
return raw_atomic_fetch_add_acquire(i, v);
@@ -264,7 +264,7 @@ raw_atomic_long_fetch_add_acquire(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_add_release(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_add_release(i, v);
#else
return raw_atomic_fetch_add_release(i, v);
@@ -285,7 +285,7 @@ raw_atomic_long_fetch_add_release(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_add_relaxed(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_add_relaxed(i, v);
#else
return raw_atomic_fetch_add_relaxed(i, v);
@@ -306,7 +306,7 @@ raw_atomic_long_fetch_add_relaxed(long i, atomic_long_t *v)
static __always_inline void
raw_atomic_long_sub(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
raw_atomic64_sub(i, v);
#else
raw_atomic_sub(i, v);
@@ -327,7 +327,7 @@ raw_atomic_long_sub(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_sub_return(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_sub_return(i, v);
#else
return raw_atomic_sub_return(i, v);
@@ -348,7 +348,7 @@ raw_atomic_long_sub_return(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_sub_return_acquire(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_sub_return_acquire(i, v);
#else
return raw_atomic_sub_return_acquire(i, v);
@@ -369,7 +369,7 @@ raw_atomic_long_sub_return_acquire(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_sub_return_release(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_sub_return_release(i, v);
#else
return raw_atomic_sub_return_release(i, v);
@@ -390,7 +390,7 @@ raw_atomic_long_sub_return_release(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_sub_return_relaxed(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_sub_return_relaxed(i, v);
#else
return raw_atomic_sub_return_relaxed(i, v);
@@ -411,7 +411,7 @@ raw_atomic_long_sub_return_relaxed(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_sub(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_sub(i, v);
#else
return raw_atomic_fetch_sub(i, v);
@@ -432,7 +432,7 @@ raw_atomic_long_fetch_sub(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_sub_acquire(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_sub_acquire(i, v);
#else
return raw_atomic_fetch_sub_acquire(i, v);
@@ -453,7 +453,7 @@ raw_atomic_long_fetch_sub_acquire(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_sub_release(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_sub_release(i, v);
#else
return raw_atomic_fetch_sub_release(i, v);
@@ -474,7 +474,7 @@ raw_atomic_long_fetch_sub_release(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_sub_relaxed(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_sub_relaxed(i, v);
#else
return raw_atomic_fetch_sub_relaxed(i, v);
@@ -494,7 +494,7 @@ raw_atomic_long_fetch_sub_relaxed(long i, atomic_long_t *v)
static __always_inline void
raw_atomic_long_inc(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
raw_atomic64_inc(v);
#else
raw_atomic_inc(v);
@@ -514,7 +514,7 @@ raw_atomic_long_inc(atomic_long_t *v)
static __always_inline long
raw_atomic_long_inc_return(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_inc_return(v);
#else
return raw_atomic_inc_return(v);
@@ -534,7 +534,7 @@ raw_atomic_long_inc_return(atomic_long_t *v)
static __always_inline long
raw_atomic_long_inc_return_acquire(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_inc_return_acquire(v);
#else
return raw_atomic_inc_return_acquire(v);
@@ -554,7 +554,7 @@ raw_atomic_long_inc_return_acquire(atomic_long_t *v)
static __always_inline long
raw_atomic_long_inc_return_release(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_inc_return_release(v);
#else
return raw_atomic_inc_return_release(v);
@@ -574,7 +574,7 @@ raw_atomic_long_inc_return_release(atomic_long_t *v)
static __always_inline long
raw_atomic_long_inc_return_relaxed(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_inc_return_relaxed(v);
#else
return raw_atomic_inc_return_relaxed(v);
@@ -594,7 +594,7 @@ raw_atomic_long_inc_return_relaxed(atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_inc(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_inc(v);
#else
return raw_atomic_fetch_inc(v);
@@ -614,7 +614,7 @@ raw_atomic_long_fetch_inc(atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_inc_acquire(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_inc_acquire(v);
#else
return raw_atomic_fetch_inc_acquire(v);
@@ -634,7 +634,7 @@ raw_atomic_long_fetch_inc_acquire(atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_inc_release(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_inc_release(v);
#else
return raw_atomic_fetch_inc_release(v);
@@ -654,7 +654,7 @@ raw_atomic_long_fetch_inc_release(atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_inc_relaxed(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_inc_relaxed(v);
#else
return raw_atomic_fetch_inc_relaxed(v);
@@ -674,7 +674,7 @@ raw_atomic_long_fetch_inc_relaxed(atomic_long_t *v)
static __always_inline void
raw_atomic_long_dec(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
raw_atomic64_dec(v);
#else
raw_atomic_dec(v);
@@ -694,7 +694,7 @@ raw_atomic_long_dec(atomic_long_t *v)
static __always_inline long
raw_atomic_long_dec_return(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_dec_return(v);
#else
return raw_atomic_dec_return(v);
@@ -714,7 +714,7 @@ raw_atomic_long_dec_return(atomic_long_t *v)
static __always_inline long
raw_atomic_long_dec_return_acquire(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_dec_return_acquire(v);
#else
return raw_atomic_dec_return_acquire(v);
@@ -734,7 +734,7 @@ raw_atomic_long_dec_return_acquire(atomic_long_t *v)
static __always_inline long
raw_atomic_long_dec_return_release(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_dec_return_release(v);
#else
return raw_atomic_dec_return_release(v);
@@ -754,7 +754,7 @@ raw_atomic_long_dec_return_release(atomic_long_t *v)
static __always_inline long
raw_atomic_long_dec_return_relaxed(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_dec_return_relaxed(v);
#else
return raw_atomic_dec_return_relaxed(v);
@@ -774,7 +774,7 @@ raw_atomic_long_dec_return_relaxed(atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_dec(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_dec(v);
#else
return raw_atomic_fetch_dec(v);
@@ -794,7 +794,7 @@ raw_atomic_long_fetch_dec(atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_dec_acquire(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_dec_acquire(v);
#else
return raw_atomic_fetch_dec_acquire(v);
@@ -814,7 +814,7 @@ raw_atomic_long_fetch_dec_acquire(atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_dec_release(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_dec_release(v);
#else
return raw_atomic_fetch_dec_release(v);
@@ -834,7 +834,7 @@ raw_atomic_long_fetch_dec_release(atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_dec_relaxed(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_dec_relaxed(v);
#else
return raw_atomic_fetch_dec_relaxed(v);
@@ -855,7 +855,7 @@ raw_atomic_long_fetch_dec_relaxed(atomic_long_t *v)
static __always_inline void
raw_atomic_long_and(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
raw_atomic64_and(i, v);
#else
raw_atomic_and(i, v);
@@ -876,7 +876,7 @@ raw_atomic_long_and(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_and(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_and(i, v);
#else
return raw_atomic_fetch_and(i, v);
@@ -897,7 +897,7 @@ raw_atomic_long_fetch_and(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_and_acquire(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_and_acquire(i, v);
#else
return raw_atomic_fetch_and_acquire(i, v);
@@ -918,7 +918,7 @@ raw_atomic_long_fetch_and_acquire(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_and_release(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_and_release(i, v);
#else
return raw_atomic_fetch_and_release(i, v);
@@ -939,7 +939,7 @@ raw_atomic_long_fetch_and_release(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_and_relaxed(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_and_relaxed(i, v);
#else
return raw_atomic_fetch_and_relaxed(i, v);
@@ -960,7 +960,7 @@ raw_atomic_long_fetch_and_relaxed(long i, atomic_long_t *v)
static __always_inline void
raw_atomic_long_andnot(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
raw_atomic64_andnot(i, v);
#else
raw_atomic_andnot(i, v);
@@ -981,7 +981,7 @@ raw_atomic_long_andnot(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_andnot(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_andnot(i, v);
#else
return raw_atomic_fetch_andnot(i, v);
@@ -1002,7 +1002,7 @@ raw_atomic_long_fetch_andnot(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_andnot_acquire(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_andnot_acquire(i, v);
#else
return raw_atomic_fetch_andnot_acquire(i, v);
@@ -1023,7 +1023,7 @@ raw_atomic_long_fetch_andnot_acquire(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_andnot_release(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_andnot_release(i, v);
#else
return raw_atomic_fetch_andnot_release(i, v);
@@ -1044,7 +1044,7 @@ raw_atomic_long_fetch_andnot_release(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_andnot_relaxed(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_andnot_relaxed(i, v);
#else
return raw_atomic_fetch_andnot_relaxed(i, v);
@@ -1065,7 +1065,7 @@ raw_atomic_long_fetch_andnot_relaxed(long i, atomic_long_t *v)
static __always_inline void
raw_atomic_long_or(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
raw_atomic64_or(i, v);
#else
raw_atomic_or(i, v);
@@ -1086,7 +1086,7 @@ raw_atomic_long_or(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_or(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_or(i, v);
#else
return raw_atomic_fetch_or(i, v);
@@ -1107,7 +1107,7 @@ raw_atomic_long_fetch_or(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_or_acquire(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_or_acquire(i, v);
#else
return raw_atomic_fetch_or_acquire(i, v);
@@ -1128,7 +1128,7 @@ raw_atomic_long_fetch_or_acquire(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_or_release(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_or_release(i, v);
#else
return raw_atomic_fetch_or_release(i, v);
@@ -1149,7 +1149,7 @@ raw_atomic_long_fetch_or_release(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_or_relaxed(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_or_relaxed(i, v);
#else
return raw_atomic_fetch_or_relaxed(i, v);
@@ -1170,7 +1170,7 @@ raw_atomic_long_fetch_or_relaxed(long i, atomic_long_t *v)
static __always_inline void
raw_atomic_long_xor(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
raw_atomic64_xor(i, v);
#else
raw_atomic_xor(i, v);
@@ -1191,7 +1191,7 @@ raw_atomic_long_xor(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_xor(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_xor(i, v);
#else
return raw_atomic_fetch_xor(i, v);
@@ -1212,7 +1212,7 @@ raw_atomic_long_fetch_xor(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_xor_acquire(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_xor_acquire(i, v);
#else
return raw_atomic_fetch_xor_acquire(i, v);
@@ -1233,7 +1233,7 @@ raw_atomic_long_fetch_xor_acquire(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_xor_release(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_xor_release(i, v);
#else
return raw_atomic_fetch_xor_release(i, v);
@@ -1254,7 +1254,7 @@ raw_atomic_long_fetch_xor_release(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_xor_relaxed(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_xor_relaxed(i, v);
#else
return raw_atomic_fetch_xor_relaxed(i, v);
@@ -1275,7 +1275,7 @@ raw_atomic_long_fetch_xor_relaxed(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_xchg(atomic_long_t *v, long new)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_xchg(v, new);
#else
return raw_atomic_xchg(v, new);
@@ -1296,7 +1296,7 @@ raw_atomic_long_xchg(atomic_long_t *v, long new)
static __always_inline long
raw_atomic_long_xchg_acquire(atomic_long_t *v, long new)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_xchg_acquire(v, new);
#else
return raw_atomic_xchg_acquire(v, new);
@@ -1317,7 +1317,7 @@ raw_atomic_long_xchg_acquire(atomic_long_t *v, long new)
static __always_inline long
raw_atomic_long_xchg_release(atomic_long_t *v, long new)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_xchg_release(v, new);
#else
return raw_atomic_xchg_release(v, new);
@@ -1338,7 +1338,7 @@ raw_atomic_long_xchg_release(atomic_long_t *v, long new)
static __always_inline long
raw_atomic_long_xchg_relaxed(atomic_long_t *v, long new)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_xchg_relaxed(v, new);
#else
return raw_atomic_xchg_relaxed(v, new);
@@ -1361,7 +1361,7 @@ raw_atomic_long_xchg_relaxed(atomic_long_t *v, long new)
static __always_inline long
raw_atomic_long_cmpxchg(atomic_long_t *v, long old, long new)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_cmpxchg(v, old, new);
#else
return raw_atomic_cmpxchg(v, old, new);
@@ -1384,7 +1384,7 @@ raw_atomic_long_cmpxchg(atomic_long_t *v, long old, long new)
static __always_inline long
raw_atomic_long_cmpxchg_acquire(atomic_long_t *v, long old, long new)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_cmpxchg_acquire(v, old, new);
#else
return raw_atomic_cmpxchg_acquire(v, old, new);
@@ -1407,7 +1407,7 @@ raw_atomic_long_cmpxchg_acquire(atomic_long_t *v, long old, long new)
static __always_inline long
raw_atomic_long_cmpxchg_release(atomic_long_t *v, long old, long new)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_cmpxchg_release(v, old, new);
#else
return raw_atomic_cmpxchg_release(v, old, new);
@@ -1430,7 +1430,7 @@ raw_atomic_long_cmpxchg_release(atomic_long_t *v, long old, long new)
static __always_inline long
raw_atomic_long_cmpxchg_relaxed(atomic_long_t *v, long old, long new)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_cmpxchg_relaxed(v, old, new);
#else
return raw_atomic_cmpxchg_relaxed(v, old, new);
@@ -1454,7 +1454,7 @@ raw_atomic_long_cmpxchg_relaxed(atomic_long_t *v, long old, long new)
static __always_inline bool
raw_atomic_long_try_cmpxchg(atomic_long_t *v, long *old, long new)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_try_cmpxchg(v, (s64 *)old, new);
#else
return raw_atomic_try_cmpxchg(v, (int *)old, new);
@@ -1478,7 +1478,7 @@ raw_atomic_long_try_cmpxchg(atomic_long_t *v, long *old, long new)
static __always_inline bool
raw_atomic_long_try_cmpxchg_acquire(atomic_long_t *v, long *old, long new)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_try_cmpxchg_acquire(v, (s64 *)old, new);
#else
return raw_atomic_try_cmpxchg_acquire(v, (int *)old, new);
@@ -1502,7 +1502,7 @@ raw_atomic_long_try_cmpxchg_acquire(atomic_long_t *v, long *old, long new)
static __always_inline bool
raw_atomic_long_try_cmpxchg_release(atomic_long_t *v, long *old, long new)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_try_cmpxchg_release(v, (s64 *)old, new);
#else
return raw_atomic_try_cmpxchg_release(v, (int *)old, new);
@@ -1526,7 +1526,7 @@ raw_atomic_long_try_cmpxchg_release(atomic_long_t *v, long *old, long new)
static __always_inline bool
raw_atomic_long_try_cmpxchg_relaxed(atomic_long_t *v, long *old, long new)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_try_cmpxchg_relaxed(v, (s64 *)old, new);
#else
return raw_atomic_try_cmpxchg_relaxed(v, (int *)old, new);
@@ -1547,7 +1547,7 @@ raw_atomic_long_try_cmpxchg_relaxed(atomic_long_t *v, long *old, long new)
static __always_inline bool
raw_atomic_long_sub_and_test(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_sub_and_test(i, v);
#else
return raw_atomic_sub_and_test(i, v);
@@ -1567,7 +1567,7 @@ raw_atomic_long_sub_and_test(long i, atomic_long_t *v)
static __always_inline bool
raw_atomic_long_dec_and_test(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_dec_and_test(v);
#else
return raw_atomic_dec_and_test(v);
@@ -1587,7 +1587,7 @@ raw_atomic_long_dec_and_test(atomic_long_t *v)
static __always_inline bool
raw_atomic_long_inc_and_test(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_inc_and_test(v);
#else
return raw_atomic_inc_and_test(v);
@@ -1608,7 +1608,7 @@ raw_atomic_long_inc_and_test(atomic_long_t *v)
static __always_inline bool
raw_atomic_long_add_negative(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_add_negative(i, v);
#else
return raw_atomic_add_negative(i, v);
@@ -1629,7 +1629,7 @@ raw_atomic_long_add_negative(long i, atomic_long_t *v)
static __always_inline bool
raw_atomic_long_add_negative_acquire(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_add_negative_acquire(i, v);
#else
return raw_atomic_add_negative_acquire(i, v);
@@ -1650,7 +1650,7 @@ raw_atomic_long_add_negative_acquire(long i, atomic_long_t *v)
static __always_inline bool
raw_atomic_long_add_negative_release(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_add_negative_release(i, v);
#else
return raw_atomic_add_negative_release(i, v);
@@ -1671,7 +1671,7 @@ raw_atomic_long_add_negative_release(long i, atomic_long_t *v)
static __always_inline bool
raw_atomic_long_add_negative_relaxed(long i, atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_add_negative_relaxed(i, v);
#else
return raw_atomic_add_negative_relaxed(i, v);
@@ -1694,7 +1694,7 @@ raw_atomic_long_add_negative_relaxed(long i, atomic_long_t *v)
static __always_inline long
raw_atomic_long_fetch_add_unless(atomic_long_t *v, long a, long u)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_fetch_add_unless(v, a, u);
#else
return raw_atomic_fetch_add_unless(v, a, u);
@@ -1717,7 +1717,7 @@ raw_atomic_long_fetch_add_unless(atomic_long_t *v, long a, long u)
static __always_inline bool
raw_atomic_long_add_unless(atomic_long_t *v, long a, long u)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_add_unless(v, a, u);
#else
return raw_atomic_add_unless(v, a, u);
@@ -1738,7 +1738,7 @@ raw_atomic_long_add_unless(atomic_long_t *v, long a, long u)
static __always_inline bool
raw_atomic_long_inc_not_zero(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_inc_not_zero(v);
#else
return raw_atomic_inc_not_zero(v);
@@ -1759,7 +1759,7 @@ raw_atomic_long_inc_not_zero(atomic_long_t *v)
static __always_inline bool
raw_atomic_long_inc_unless_negative(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_inc_unless_negative(v);
#else
return raw_atomic_inc_unless_negative(v);
@@ -1780,7 +1780,7 @@ raw_atomic_long_inc_unless_negative(atomic_long_t *v)
static __always_inline bool
raw_atomic_long_dec_unless_positive(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_dec_unless_positive(v);
#else
return raw_atomic_dec_unless_positive(v);
@@ -1801,7 +1801,7 @@ raw_atomic_long_dec_unless_positive(atomic_long_t *v)
static __always_inline long
raw_atomic_long_dec_if_positive(atomic_long_t *v)
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
return raw_atomic64_dec_if_positive(v);
#else
return raw_atomic_dec_if_positive(v);
@@ -1809,4 +1809,4 @@ raw_atomic_long_dec_if_positive(atomic_long_t *v)
}
#endif /* _LINUX_ATOMIC_LONG_H */
-// eadf183c3600b8b92b91839dd3be6bcc560c752d
+// 1b27315f1248fc8d43401372db7dd5895889c5be
diff --git a/scripts/atomic/gen-atomic-long.sh b/scripts/atomic/gen-atomic-long.sh
index 9826be3ba986..7667305381fc 100755
--- a/scripts/atomic/gen-atomic-long.sh
+++ b/scripts/atomic/gen-atomic-long.sh
@@ -55,7 +55,7 @@ cat <<EOF
static __always_inline ${ret}
raw_atomic_long_${atomicname}(${params})
{
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
${retstmt}raw_atomic64_${atomicname}(${argscast_64});
#else
${retstmt}raw_atomic_${atomicname}(${argscast_32});
@@ -77,7 +77,7 @@ cat << EOF
#include <linux/compiler.h>
#include <asm/types.h>
-#ifdef CONFIG_64BIT
+#if BITS_PER_LONG == 64
typedef atomic64_t atomic_long_t;
#define ATOMIC_LONG_INIT(i) ATOMIC64_INIT(i)
#define atomic_long_cond_read_acquire atomic64_cond_read_acquire
--
2.40.1
next prev parent reply other threads:[~2025-03-25 12:23 UTC|newest]
Thread overview: 64+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-03-25 12:15 [RFC PATCH V3 00/43] rv64ilp32_abi: Build CONFIG_64BIT kernel-self with ILP32 ABI guoren
2025-03-25 12:15 ` [RFC PATCH V3 01/43] rv64ilp32_abi: uapi: Reuse lp64 ABI interface guoren
2025-03-25 20:30 ` Jan Engelhardt
2025-03-26 3:35 ` Guo Ren
2025-03-25 20:41 ` Linus Torvalds
2025-03-26 6:34 ` Guo Ren
2025-03-27 16:20 ` Palmer Dabbelt
2025-03-25 12:15 ` [RFC PATCH V3 02/43] rv64ilp32_abi: riscv: Adapt Makefile and Kconfig guoren
2025-03-25 12:15 ` [RFC PATCH V3 03/43] rv64ilp32_abi: riscv: Adapt ULL & UL definition guoren
2025-03-25 12:15 ` [RFC PATCH V3 04/43] rv64ilp32_abi: riscv: Introduce xlen_t to adapt __riscv_xlen != BITS_PER_LONG guoren
2025-03-25 12:15 ` [RFC PATCH V3 05/43] rv64ilp32_abi: riscv: crc32: Utilize 64-bit width to improve the performance guoren
2025-03-25 12:15 ` [RFC PATCH V3 06/43] rv64ilp32_abi: riscv: csum: " guoren
2025-03-25 12:15 ` [RFC PATCH V3 07/43] rv64ilp32_abi: riscv: arch_hweight: Adapt cpopw & cpop of zbb extension guoren
2025-03-25 12:15 ` [RFC PATCH V3 08/43] rv64ilp32_abi: riscv: bitops: Adapt ctzw & clzw " guoren
2025-03-25 12:15 ` [RFC PATCH V3 09/43] rv64ilp32_abi: riscv: Reuse LP64 SBI interface guoren
2025-03-25 12:15 ` [RFC PATCH V3 10/43] rv64ilp32_abi: riscv: Update SATP.MODE.ASID width guoren
2025-03-25 12:15 ` [RFC PATCH V3 11/43] rv64ilp32_abi: riscv: Introduce PTR_L and PTR_S guoren
2025-03-25 12:15 ` [RFC PATCH V3 12/43] rv64ilp32_abi: riscv: Introduce cmpxchg_double guoren
2025-03-25 12:15 ` [RFC PATCH V3 13/43] rv64ilp32_abi: riscv: Correct stackframe layout guoren
2025-03-25 12:15 ` [RFC PATCH V3 14/43] rv64ilp32_abi: riscv: Adapt kernel module code guoren
2025-03-25 12:15 ` [RFC PATCH V3 15/43] rv64ilp32_abi: riscv: mm: Adapt MMU_SV39 for 2GiB address space guoren
2025-03-25 12:15 ` [RFC PATCH V3 16/43] rv64ilp32_abi: riscv: Support physical addresses >= 0x80000000 guoren
2025-03-25 12:15 ` [RFC PATCH V3 17/43] rv64ilp32_abi: riscv: Adapt kasan memory layout guoren
2025-03-25 12:15 ` [RFC PATCH V3 18/43] rv64ilp32_abi: riscv: kvm: Initial support guoren
2025-03-25 12:16 ` [RFC PATCH V3 19/43] rv64ilp32_abi: irqchip: irq-riscv-intc: Use xlen_t instead of ulong guoren
2025-03-25 12:16 ` [RFC PATCH V3 20/43] rv64ilp32_abi: drivers/perf: Adapt xlen_t of sbiret guoren
2025-03-25 12:16 ` [RFC PATCH V3 21/43] rv64ilp32_abi: asm-generic: Add custom BITS_PER_LONG definition guoren
2025-03-25 12:16 ` [RFC PATCH V3 22/43] rv64ilp32_abi: bpf: Change KERN_ARENA_SZ to 256MiB guoren
2025-03-25 12:16 ` [RFC PATCH V3 23/43] rv64ilp32_abi: compat: Correct compat_ulong_t cast guoren
2025-03-25 12:16 ` [RFC PATCH V3 24/43] rv64ilp32_abi: compiler_types: Add "long long" into __native_word() guoren
2025-03-25 12:16 ` [RFC PATCH V3 25/43] rv64ilp32_abi: exec: Adapt 64lp64 env and argv guoren
2025-03-25 17:19 ` Sergey Shtylyov
2025-03-26 9:22 ` Guo Ren
2025-03-25 12:16 ` [RFC PATCH V3 26/43] rv64ilp32_abi: file_ref: Use 32-bit width for refcnt guoren
2025-03-25 12:16 ` [RFC PATCH V3 27/43] rv64ilp32_abi: input: Adapt BITS_PER_LONG to dword guoren
2025-03-25 12:16 ` [RFC PATCH V3 28/43] rv64ilp32_abi: iov_iter: Resize kvec to match iov_iter's size guoren
2025-03-25 12:16 ` guoren [this message]
2025-03-25 12:16 ` [RFC PATCH V3 30/43] rv64ilp32_abi: kernel/smp: Disable CSD_LOCK_WAIT_DEBUG guoren
2025-03-25 12:16 ` [RFC PATCH V3 31/43] rv64ilp32_abi: maple_tree: Use BITS_PER_LONG instead of CONFIG_64BIT guoren
2025-03-25 19:09 ` Liam R. Howlett
2025-03-27 12:47 ` Guo Ren
2025-03-25 12:16 ` [RFC PATCH V3 32/43] rv64ilp32_abi: mm: Remove _folio_nr_pages guoren
2025-03-25 12:16 ` [RFC PATCH V3 33/43] rv64ilp32_abi: mm/auxvec: Adapt mm->saved_auxv[] to Elf64 guoren
2025-03-25 12:16 ` [RFC PATCH V3 34/43] rv64ilp32_abi: mm: Adapt vm_flags_t struct guoren
2025-03-25 12:16 ` [RFC PATCH V3 35/43] rv64ilp32_abi: net: Use BITS_PER_LONG in struct dst_entry guoren
2025-03-25 12:16 ` [RFC PATCH V3 36/43] rv64ilp32_abi: printf: Use BITS_PER_LONG instead of CONFIG_64BIT guoren
2025-03-25 12:16 ` [RFC PATCH V3 37/43] rv64ilp32_abi: random: Adapt fast_pool struct guoren
2025-03-25 12:16 ` [RFC PATCH V3 38/43] rv64ilp32_abi: syscall: Use CONFIG_64BIT instead of BITS_PER_LONG guoren
2025-03-25 12:16 ` [RFC PATCH V3 39/43] rv64ilp32_abi: sysinfo: Adapt sysinfo structure to lp64 uapi guoren
2025-03-25 12:16 ` [RFC PATCH V3 40/43] rv64ilp32_abi: tracepoint-defs: Using u64 for trace_print_flags.mask guoren
2025-03-25 12:16 ` [RFC PATCH V3 41/43] rv64ilp32_abi: tty: Adapt ptr_to_compat guoren
2025-03-25 12:16 ` [RFC PATCH V3 42/43] rv64ilp32_abi: memfd: Use vm_flag_t guoren
2025-03-25 12:16 ` [RFC PATCH V3 43/43] riscv: Fixup address space overlay of print_mlk guoren
2025-03-25 12:26 ` [RFC PATCH V3 00/43] rv64ilp32_abi: Build CONFIG_64BIT kernel-self with ILP32 ABI Peter Zijlstra
2025-03-25 13:13 ` Guo Ren
2025-03-25 13:17 ` Arnd Bergmann
2025-03-26 6:07 ` Guo Ren
2025-03-26 6:55 ` Arnd Bergmann
2025-03-27 13:13 ` Guo Ren
2025-03-25 18:51 ` David Hildenbrand
2025-03-25 19:23 ` Liam R. Howlett
2025-03-27 16:20 ` Palmer Dabbelt
2025-03-27 21:06 ` David Laight
2025-03-31 9:38 ` Guo Ren
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250325121624.523258-30-guoren@kernel.org \
--to=guoren@kernel.org \
--cc=akpm@linux-foundation.org \
--cc=anup@brainfault.org \
--cc=ardb@kernel.org \
--cc=arnd@arndb.de \
--cc=ast@kernel.org \
--cc=atishp@atishpatra.org \
--cc=boqun.feng@gmail.com \
--cc=bpf@vger.kernel.org \
--cc=brauner@kernel.org \
--cc=conor.dooley@microchip.com \
--cc=coreteam@netfilter.org \
--cc=ctsai390@andestech.com \
--cc=cuiyunhui@bytedance.com \
--cc=david@redhat.com \
--cc=drew@pdp7.com \
--cc=dsterba@suse.com \
--cc=edumazet@google.com \
--cc=gaohan@iscas.ac.cn \
--cc=gregkh@linuxfoundation.org \
--cc=inochiama@outlook.com \
--cc=jiawei@iscas.ac.cn \
--cc=josef@toxicpanda.com \
--cc=jszhang@kernel.org \
--cc=kees@kernel.org \
--cc=kuba@kernel.org \
--cc=kvm-riscv@lists.infradead.org \
--cc=kvm@vger.kernel.org \
--cc=leobras@redhat.com \
--cc=linux-arch@vger.kernel.org \
--cc=linux-atm-general@lists.sourceforge.net \
--cc=linux-btrfs@vger.kernel.org \
--cc=linux-crypto@vger.kernel.org \
--cc=linux-fsdevel@vger.kernel.org \
--cc=linux-input@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-media@vger.kernel.org \
--cc=linux-mm@kvack.org \
--cc=linux-nfs@vger.kernel.org \
--cc=linux-perf-users@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=linux-sctp@vger.kernel.org \
--cc=linux-serial@vger.kernel.org \
--cc=linux-trace-kernel@vger.kernel.org \
--cc=linux-usb@vger.kernel.org \
--cc=luxu.kernel@bytedance.com \
--cc=maple-tree@lists.infradead.org \
--cc=mark.rutland@arm.com \
--cc=mingo@redhat.com \
--cc=netdev@vger.kernel.org \
--cc=netfilter-devel@vger.kernel.org \
--cc=oleg@redhat.com \
--cc=pabeni@redhat.com \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=peterz@infradead.org \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=qiaozhe@iscas.ac.cn \
--cc=qingfang.deng@siflower.com.cn \
--cc=rostedt@goodmis.org \
--cc=ruanjinjie@huawei.com \
--cc=samuel.holland@sifive.com \
--cc=shihua@iscas.ac.cn \
--cc=tglx@linutronix.de \
--cc=torvalds@linux-foundation.org \
--cc=unicorn_wang@outlook.com \
--cc=wangkefeng.wang@huawei.com \
--cc=wefu@redhat.com \
--cc=will@kernel.org \
--cc=wuwei2016@iscas.ac.cn \
--cc=xiao.w.wang@intel.com \
--cc=yongxuan.wang@sifive.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox