From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id 75B96C021B2 for ; Sun, 23 Feb 2025 23:09:52 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id A5A256B007B; Sun, 23 Feb 2025 18:09:51 -0500 (EST) Received: by kanga.kvack.org (Postfix, from userid 40) id 9E2FD6B0083; Sun, 23 Feb 2025 18:09:51 -0500 (EST) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 85C566B0085; Sun, 23 Feb 2025 18:09:51 -0500 (EST) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0010.hostedemail.com [216.40.44.10]) by kanga.kvack.org (Postfix) with ESMTP id 64E1B6B007B for ; Sun, 23 Feb 2025 18:09:51 -0500 (EST) Received: from smtpin22.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay07.hostedemail.com (Postfix) with ESMTP id 9B6AB160441 for ; Sun, 23 Feb 2025 23:09:50 +0000 (UTC) X-FDA: 83152753740.22.84C3FC9 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.14]) by imf27.hostedemail.com (Postfix) with ESMTP id 9688840009 for ; Sun, 23 Feb 2025 23:09:47 +0000 (UTC) Authentication-Results: imf27.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=feCrZ27s; spf=pass (imf27.hostedemail.com: domain of lkp@intel.com designates 192.198.163.14 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1740352188; a=rsa-sha256; cv=none; b=Bsrt/hsP2RWFS1cuGUBs7NG9JDDR1KxegGeaV5joNKOVj+mLxC3+ZRN+a9nnKnlOXN6dMP 2SqnDRQUS9rPheQ++fclYWHpngVK5HLmXgpKCOV9sXpwa+DJYw3CPrCjikJyMkyGPPCYKb uxA9gdHLPIpDN12WmlW/fZU03Yue2ZA= ARC-Authentication-Results: i=1; imf27.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=feCrZ27s; spf=pass (imf27.hostedemail.com: domain of lkp@intel.com designates 192.198.163.14 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1740352188; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type:content-transfer-encoding: in-reply-to:in-reply-to:references:references:dkim-signature; bh=Cm7bd7E/HQXaqy2KViFPTqlnqWCrb9MPYAWzl6uF39U=; b=FvmtKN0E86sj3QJqQGwoHz3YC84JxQPinxMICtsgrX+eSy6UhHpwqm7VpvqoRkUON4ALX/ y/kSfzCzhT4DefUkxwMbi8vtyMK1qMIGmRRCZh6F9ouoM1cI38gwCKcGQ4KH+s7rXsk3lN fYzUz3eJ6bpyXppduUZbmqPGlKtAWLg= DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1740352188; x=1771888188; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=/etoAdx0C4MyBW5FOEp4CL7fGOnAi3a+SCK47+Omde8=; b=feCrZ27sFvApeVu/vvD0jFbArIG/SfeInyOb6EQqkckLvZbLUw5bEMHW F+86OolqEEYYlIthmRWyUU6Y5QU5mL2g/EEssHbNzArl3zK1pTNhPUgo8 pgBYVeE7xeplwTSj0M+rIezLD8HPQbXXoKGgJiqCxSvfGAojtkR3Qj8kh pQsWCGkIdCj/DJE/Jm18wOr+LcOy2D0OgvT7SkjiuBYVTL3OpX5iOSfMW S4X+5sbIDlxVIoVYH8oUFDxvcNMaYn3ckT4jp39jwG8NuZDjffb1VGzig rHickZTo60cezDBuRvqUyPogRxJcme5ymWKG/Ey+qz+ApGmg3Fmd7PKpb A==; X-CSE-ConnectionGUID: DyhJoc8yQP+HjvhtAwu+zw== X-CSE-MsgGUID: gw4/MyuIS2K0dkvQmFUN6A== X-IronPort-AV: E=McAfee;i="6700,10204,11354"; a="41362415" X-IronPort-AV: E=Sophos;i="6.13,309,1732608000"; d="scan'208";a="41362415" Received: from orviesa007.jf.intel.com ([10.64.159.147]) by fmvoesa108.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 23 Feb 2025 15:09:46 -0800 X-CSE-ConnectionGUID: tpxN0n8yTtOpkyhKwvobMQ== X-CSE-MsgGUID: NWgQYDqbQeyrjWwteCCA6A== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.12,224,1728975600"; d="scan'208";a="116377073" Received: from lkp-server02.sh.intel.com (HELO 76cde6cc1f07) ([10.239.97.151]) by orviesa007.jf.intel.com with ESMTP; 23 Feb 2025 15:09:41 -0800 Received: from kbuild by 76cde6cc1f07 with local (Exim 4.96) (envelope-from ) id 1tmL6Q-0007eV-2a; Sun, 23 Feb 2025 23:09:38 +0000 Date: Mon, 24 Feb 2025 07:08:49 +0800 From: kernel test robot To: Rik van Riel , x86@kernel.org Cc: oe-kbuild-all@lists.linux.dev, linux-kernel@vger.kernel.org, bp@alien8.de, peterz@infradead.org, dave.hansen@linux.intel.com, zhengqi.arch@bytedance.com, nadav.amit@gmail.com, thomas.lendacky@amd.com, kernel-team@meta.com, linux-mm@kvack.org, akpm@linux-foundation.org, jackmanb@google.com, jannh@google.com, mhklinux@outlook.com, andrew.cooper3@citrix.com, Manali.Shukla@amd.com, mingo@kernel.org, Rik van Riel Subject: Re: [PATCH v13 08/14] x86/mm: global ASID context switch & TLB flush handling Message-ID: <202502240650.kzshiji7-lkp@intel.com> References: <20250223194943.3518952-9-riel@surriel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20250223194943.3518952-9-riel@surriel.com> X-Rspamd-Queue-Id: 9688840009 X-Stat-Signature: bj5xm4zgnpz46xhc4teyfmiiffje63kf X-Rspam-User: X-Rspamd-Server: rspam10 X-HE-Tag: 1740352187-918948 X-HE-Meta: U2FsdGVkX19SjP/DsIaJPWzuuMLf+yyId0AhKICi3udlGpxsZT09LlXUaz6W14yRTVJjUujeiTlYjOelr9Ied8D5bVilckbUkubLaQ0fIfOMpncAzC7QeuDir+MNh05Dp2vDUoqA1PLXtnyXCcEzEe2Z1nhxqctN/wcUY7CVKTIHrKsib0xMsiO2x/AGhKq8ZMTBWQDgZYHgP1gfYDE7hT2z8gnoDPaDcGdwHTkdfBgUSpRJYEmbY3TWKvKDs0bCCKcmIVy0bivppZUoh3NDeYa2x3NjRyBfXaw9peCX6C2o1+MYWPWUI5BBahJsp5BUjbGizJfIEO7BbzEjQf+TxgUSZQdbArb+tTd2gKYRBR2xrUdwKwTHU7liGYLzQguA068Uc8Ulfm1NbAV8yd/398ZfiwIjTRfQSj7+HFhB/Knbwkf2YUcISrsKPa8Am4qOnp+zy0HaZEnhr9ln7E0WUfBpjN0mO7lXYgPXAPUql3FFARhQPNqNljKTaPNo8Pcc0coaTW3tVNN/8NXE152fZB9j2n19rDPLgtmNJNr8UhHUSkcx8wUivLFhicG+l2IvMTzgM8bRBoGkzd59D41XslmQRo+lQlV157T9KrfYfLi2qjnm2ajSQKNxtx5K4rUb39PzCaxc4OU17puhRioomb91E6K5MgVDejAkJrtASXfADI+pl1HrjC30N8xo51hPDJpeFqul0apIlV0ylIwnVisfGDzuAICh/2HY5Xudj8/rhJJ/6B2qHuwisVpTYe4ScAGEBn2WA3aiD55XiiT270mk57Lo5FSfsn9hkd78g0GuJ/OS+PzAeERLL9Yi3aBapTqrEQU6foARHHo7aMol3WuJx6go2yhSMMqSl8gzwwl86/0TGK1x8F5F+UceYBAq2bg+iS01oaNOOyuZbOzWKJEN9ZX8c+hFkNVtu7xXQFykrp2Pv9m4hyGKQ7TniAylP0rP5sSGGG2aR8/Q11o j5xC065e emar1zk51e89zbHfAaX2IHD7NGRpD3Pvwuu0cVFeaNeeyMxWisbxkoYFunzTp1tjlftK2d+e6uoqwc7qTRIoBrHZFSTESjVijnkWS3qYh+54m1hJ0Hg10DVqPtSJGsb2uFQvdDq4KvpfULweIe1W83c6zpxk2uDlriMZnu1yafwfnYmGBbGIUkMkSCFZWzMylwuis2GPvmCLWihG3ZHEVNqdR4S2O03UcUPXbaHohMaH/lzB/ZfLs5G9BdliPz600BqQTzLOY8saa37JO1/XGXlTClvKS+5xfNU91IwGmfi6HnYZAIE0JEkXjMNOrz6/CGcviDcCfGqJCudAfN1GpCve7bYDd5gdwSu5amINCnvH/BN5wY6zpXwRbLzbJQxb5yBDyD+ZE1/5ZybyToXeqLY1yoXiSFQ3kLft9FKzlBnPq4XhcEICK0z3PdNz7Lx4spvynHRB3LIoguNxwnl03EgXQej5T0JeeuSjjJEXDWi3wqGQ= X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: List-Subscribe: List-Unsubscribe: Hi Rik, kernel test robot noticed the following build errors: [auto build test ERROR on tip/x86/core] [also build test ERROR on tip/x86/mm tip/master linus/master v6.14-rc4 next-20250221] [cannot apply to tip/auto-latest] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/Rik-van-Riel/x86-mm-consolidate-full-flush-threshold-decision/20250224-035335 base: tip/x86/core patch link: https://lore.kernel.org/r/20250223194943.3518952-9-riel%40surriel.com patch subject: [PATCH v13 08/14] x86/mm: global ASID context switch & TLB flush handling config: x86_64-buildonly-randconfig-004-20250224 (https://download.01.org/0day-ci/archive/20250224/202502240650.kzshiji7-lkp@intel.com/config) compiler: gcc-12 (Debian 12.2.0-14) 12.2.0 reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20250224/202502240650.kzshiji7-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202502240650.kzshiji7-lkp@intel.com/ All errors (new ones prefixed by >>): In file included from : arch/x86/include/asm/tlbflush.h: In function 'in_asid_transition': >> arch/x86/include/asm/tlbflush.h:253:43: error: 'mm_context_t' has no member named 'asid_transition' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^ include/linux/compiler_types.h:522:23: note: in definition of macro '__compiletime_assert' 522 | if (!(condition)) \ | ^~~~~~~~~ include/linux/compiler_types.h:542:9: note: in expansion of macro '_compiletime_assert' 542 | _compiletime_assert(condition, msg, __compiletime_assert_, __COUNTER__) | ^~~~~~~~~~~~~~~~~~~ include/asm-generic/rwonce.h:36:9: note: in expansion of macro 'compiletime_assert' 36 | compiletime_assert(__native_word(t) || sizeof(t) == sizeof(long long), \ | ^~~~~~~~~~~~~~~~~~ include/asm-generic/rwonce.h:36:28: note: in expansion of macro '__native_word' 36 | compiletime_assert(__native_word(t) || sizeof(t) == sizeof(long long), \ | ^~~~~~~~~~~~~ include/asm-generic/rwonce.h:49:9: note: in expansion of macro 'compiletime_assert_rwonce_type' 49 | compiletime_assert_rwonce_type(x); \ | ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ arch/x86/include/asm/tlbflush.h:253:22: note: in expansion of macro 'READ_ONCE' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^~~~~~~~~ >> arch/x86/include/asm/tlbflush.h:253:43: error: 'mm_context_t' has no member named 'asid_transition' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^ include/linux/compiler_types.h:522:23: note: in definition of macro '__compiletime_assert' 522 | if (!(condition)) \ | ^~~~~~~~~ include/linux/compiler_types.h:542:9: note: in expansion of macro '_compiletime_assert' 542 | _compiletime_assert(condition, msg, __compiletime_assert_, __COUNTER__) | ^~~~~~~~~~~~~~~~~~~ include/asm-generic/rwonce.h:36:9: note: in expansion of macro 'compiletime_assert' 36 | compiletime_assert(__native_word(t) || sizeof(t) == sizeof(long long), \ | ^~~~~~~~~~~~~~~~~~ include/asm-generic/rwonce.h:36:28: note: in expansion of macro '__native_word' 36 | compiletime_assert(__native_word(t) || sizeof(t) == sizeof(long long), \ | ^~~~~~~~~~~~~ include/asm-generic/rwonce.h:49:9: note: in expansion of macro 'compiletime_assert_rwonce_type' 49 | compiletime_assert_rwonce_type(x); \ | ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ arch/x86/include/asm/tlbflush.h:253:22: note: in expansion of macro 'READ_ONCE' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^~~~~~~~~ >> arch/x86/include/asm/tlbflush.h:253:43: error: 'mm_context_t' has no member named 'asid_transition' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^ include/linux/compiler_types.h:522:23: note: in definition of macro '__compiletime_assert' 522 | if (!(condition)) \ | ^~~~~~~~~ include/linux/compiler_types.h:542:9: note: in expansion of macro '_compiletime_assert' 542 | _compiletime_assert(condition, msg, __compiletime_assert_, __COUNTER__) | ^~~~~~~~~~~~~~~~~~~ include/asm-generic/rwonce.h:36:9: note: in expansion of macro 'compiletime_assert' 36 | compiletime_assert(__native_word(t) || sizeof(t) == sizeof(long long), \ | ^~~~~~~~~~~~~~~~~~ include/asm-generic/rwonce.h:36:28: note: in expansion of macro '__native_word' 36 | compiletime_assert(__native_word(t) || sizeof(t) == sizeof(long long), \ | ^~~~~~~~~~~~~ include/asm-generic/rwonce.h:49:9: note: in expansion of macro 'compiletime_assert_rwonce_type' 49 | compiletime_assert_rwonce_type(x); \ | ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ arch/x86/include/asm/tlbflush.h:253:22: note: in expansion of macro 'READ_ONCE' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^~~~~~~~~ >> arch/x86/include/asm/tlbflush.h:253:43: error: 'mm_context_t' has no member named 'asid_transition' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^ include/linux/compiler_types.h:522:23: note: in definition of macro '__compiletime_assert' 522 | if (!(condition)) \ | ^~~~~~~~~ include/linux/compiler_types.h:542:9: note: in expansion of macro '_compiletime_assert' 542 | _compiletime_assert(condition, msg, __compiletime_assert_, __COUNTER__) | ^~~~~~~~~~~~~~~~~~~ include/asm-generic/rwonce.h:36:9: note: in expansion of macro 'compiletime_assert' 36 | compiletime_assert(__native_word(t) || sizeof(t) == sizeof(long long), \ | ^~~~~~~~~~~~~~~~~~ include/asm-generic/rwonce.h:36:28: note: in expansion of macro '__native_word' 36 | compiletime_assert(__native_word(t) || sizeof(t) == sizeof(long long), \ | ^~~~~~~~~~~~~ include/asm-generic/rwonce.h:49:9: note: in expansion of macro 'compiletime_assert_rwonce_type' 49 | compiletime_assert_rwonce_type(x); \ | ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ arch/x86/include/asm/tlbflush.h:253:22: note: in expansion of macro 'READ_ONCE' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^~~~~~~~~ >> arch/x86/include/asm/tlbflush.h:253:43: error: 'mm_context_t' has no member named 'asid_transition' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^ include/linux/compiler_types.h:522:23: note: in definition of macro '__compiletime_assert' 522 | if (!(condition)) \ | ^~~~~~~~~ include/linux/compiler_types.h:542:9: note: in expansion of macro '_compiletime_assert' 542 | _compiletime_assert(condition, msg, __compiletime_assert_, __COUNTER__) | ^~~~~~~~~~~~~~~~~~~ include/asm-generic/rwonce.h:36:9: note: in expansion of macro 'compiletime_assert' 36 | compiletime_assert(__native_word(t) || sizeof(t) == sizeof(long long), \ | ^~~~~~~~~~~~~~~~~~ include/asm-generic/rwonce.h:49:9: note: in expansion of macro 'compiletime_assert_rwonce_type' 49 | compiletime_assert_rwonce_type(x); \ | ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ arch/x86/include/asm/tlbflush.h:253:22: note: in expansion of macro 'READ_ONCE' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^~~~~~~~~ >> arch/x86/include/asm/tlbflush.h:253:43: error: 'mm_context_t' has no member named 'asid_transition' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^ include/linux/compiler_types.h:498:27: note: in definition of macro '__unqual_scalar_typeof' 498 | _Generic((x), \ | ^ include/asm-generic/rwonce.h:50:9: note: in expansion of macro '__READ_ONCE' 50 | __READ_ONCE(x); \ | ^~~~~~~~~~~ arch/x86/include/asm/tlbflush.h:253:22: note: in expansion of macro 'READ_ONCE' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^~~~~~~~~ In file included from ./arch/x86/include/generated/asm/rwonce.h:1, from include/linux/compiler.h:354, from include/linux/build_bug.h:5, from include/linux/container_of.h:5, from include/linux/list.h:5, from include/linux/swait.h:5, from include/linux/completion.h:12, from include/linux/crypto.h:15, from arch/x86/kernel/asm-offsets.c:9: >> arch/x86/include/asm/tlbflush.h:253:43: error: 'mm_context_t' has no member named 'asid_transition' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^ include/asm-generic/rwonce.h:44:73: note: in definition of macro '__READ_ONCE' 44 | #define __READ_ONCE(x) (*(const volatile __unqual_scalar_typeof(x) *)&(x)) | ^ arch/x86/include/asm/tlbflush.h:253:22: note: in expansion of macro 'READ_ONCE' 253 | return mm && READ_ONCE(mm->context.asid_transition); | ^~~~~~~~~ make[3]: *** [scripts/Makefile.build:102: arch/x86/kernel/asm-offsets.s] Error 1 shuffle=3847572294 make[3]: Target 'prepare' not remade because of errors. make[2]: *** [Makefile:1264: prepare0] Error 2 shuffle=3847572294 make[2]: Target 'prepare' not remade because of errors. make[1]: *** [Makefile:251: __sub-make] Error 2 shuffle=3847572294 make[1]: Target 'prepare' not remade because of errors. make: *** [Makefile:251: __sub-make] Error 2 shuffle=3847572294 make: Target 'prepare' not remade because of errors. vim +253 arch/x86/include/asm/tlbflush.h 247 248 static inline bool in_asid_transition(struct mm_struct *mm) 249 { 250 if (!cpu_feature_enabled(X86_FEATURE_INVLPGB)) 251 return false; 252 > 253 return mm && READ_ONCE(mm->context.asid_transition); 254 } 255 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki