From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id B6029CF042B for ; Tue, 8 Oct 2024 22:39:29 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id 0B5CB6B00D0; Tue, 8 Oct 2024 18:39:18 -0400 (EDT) Received: by kanga.kvack.org (Postfix, from userid 40) id F313D6B00D2; Tue, 8 Oct 2024 18:39:17 -0400 (EDT) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id D5D496B00D3; Tue, 8 Oct 2024 18:39:17 -0400 (EDT) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0014.hostedemail.com [216.40.44.14]) by kanga.kvack.org (Postfix) with ESMTP id B6DE86B00D0 for ; Tue, 8 Oct 2024 18:39:17 -0400 (EDT) Received: from smtpin22.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay03.hostedemail.com (Postfix) with ESMTP id 6277EA0C9A for ; Tue, 8 Oct 2024 22:39:14 +0000 (UTC) X-FDA: 82651902354.22.65855A9 Received: from mail-pf1-f169.google.com (mail-pf1-f169.google.com [209.85.210.169]) by imf30.hostedemail.com (Postfix) with ESMTP id 7D7938000A for ; Tue, 8 Oct 2024 22:39:15 +0000 (UTC) Authentication-Results: imf30.hostedemail.com; dkim=pass header.d=rivosinc-com.20230601.gappssmtp.com header.s=20230601 header.b=iALgD3uf; dmarc=none; spf=pass (imf30.hostedemail.com: domain of debug@rivosinc.com designates 209.85.210.169 as permitted sender) smtp.mailfrom=debug@rivosinc.com ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1728427006; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references:dkim-signature; bh=IhmPwONIKNZXNlLItF/RqS4Q7SWFxV+hpF07L6+CC7I=; b=AxCKtvE9dc5ZWwn0aqTpCvXJ0wgQ+W93ynoncoc0Y5FptYttaWYsGPlgxsR+KxAGszyeZ4 X757hxxXRhFAT6TtVB/8VucRC2yVW/ShLnG/04jT/X0/Wok+LaLOSgnr8oCXb9nxpaKbsw 3Sc1uJKbR/7427zQHtgYG/ymAFVAuow= ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1728427006; a=rsa-sha256; cv=none; b=MFsYNqZ20R30VV73ttfcSfyX9b9g7dl9dcXHyvZbvKByg7r2iCcwOtzQghbv1/UxYGqqPs l/54B7ZP3z+vlL9r1F4oj4lXpXJqM/APo2kDJk/pQcRu2dHu3rNyIU2/McBim0uXnI4K6b gBOtk3l7acshzITPUhfwttTjAqxA60o= ARC-Authentication-Results: i=1; imf30.hostedemail.com; dkim=pass header.d=rivosinc-com.20230601.gappssmtp.com header.s=20230601 header.b=iALgD3uf; dmarc=none; spf=pass (imf30.hostedemail.com: domain of debug@rivosinc.com designates 209.85.210.169 as permitted sender) smtp.mailfrom=debug@rivosinc.com Received: by mail-pf1-f169.google.com with SMTP id d2e1a72fcca58-71dfc250001so2441004b3a.2 for ; Tue, 08 Oct 2024 15:39:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1728427154; x=1729031954; darn=kvack.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=IhmPwONIKNZXNlLItF/RqS4Q7SWFxV+hpF07L6+CC7I=; b=iALgD3ufSKjee1CgQyoKfahG2HyNJUKbSp1ZpYzbzfNVk+pv77cOL8NPp6k/NBa3HH l5TXt/I1/2sflvlxtaofmDeBsxfUtGpYEVQxMGayDOR4iTURd0J53vOvZyh1lbb+ECFS zcgT23XA6F8yuM1W+fAXjhFVM+Sto4g5gBJUhv2rEsBrwvsBLIQRT6IaBvEScHq4oJGL quhnfgLZHgAU91ONQobZXxcQGmLd8HU89d/czNjVGM8PHH0b8vLEo9xBCGFJR5VkhTEB cFFRaJn7/1xw8OjERwdWwlsfgzxkRHwCfAW7/7JaoLEaiEear9O3KKWqF6iQHV4/npyh zm0g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1728427154; x=1729031954; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=IhmPwONIKNZXNlLItF/RqS4Q7SWFxV+hpF07L6+CC7I=; b=vJEMT5BFg+/2oHRAaMtx8kcswe6fyglho+IwOMjMEmOuPZQyOMSws3iNR43ReJLve0 CPGYAEXBfgmCGBEKYrRBIFYaq7vu2Ntfgrjbg8X3jiQU/GT/EPUt8OobtPMKlc9zsGcF edlUJ8Gy5X6QNE0B2hkDPAbCEmwrQqEJ29OLv+KKXezoolN9lCDZrlawKqKmFqj0r1po SR+lCBeEQ4/dLolKsxw5JQclg7CTDYx6fZppCKpLcRY8hduSEqRNhgPeYOrhBebGpyYv qUAkxZzvgbSj1PgH3j9/IImd0ysK73O/zYHAKgGKPRaZvfF373f8d80gaVhtJ9zmmQJq PcBg== X-Forwarded-Encrypted: i=1; AJvYcCW5R9N8eQMw7kVoWC1f2YoFjVM8ADunrxsjg943KlzfZfIKk2hWRmEGN4XLs6AQZoEcrJ46ciQw/Q==@kvack.org X-Gm-Message-State: AOJu0YwuO9HNhgn5c68qQAJ4DzsX3OpoOj4J5H6oUzEUZ8NnEHWoBrzW zO7bvk6koRogMntTYKjXU09FJSvr9oF1nrNTVHTCsI1kNtZAv8dwNlWmKRjjW94= X-Google-Smtp-Source: AGHT+IFhrrVCAvMr1wC5DJnZtVwaJuBEeuj1lNCuixeCmraJtyPtBPhxB7iJ82BXGIs1drH6LcqhSg== X-Received: by 2002:a05:6a00:2e1d:b0:717:839c:6838 with SMTP id d2e1a72fcca58-71e1db87d63mr607121b3a.14.1728427154202; Tue, 08 Oct 2024 15:39:14 -0700 (PDT) Received: from debug.ba.rivosinc.com ([64.71.180.162]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-71df0ccc4b2sm6591270b3a.45.2024.10.08.15.39.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Oct 2024 15:39:13 -0700 (PDT) From: Deepak Gupta Date: Tue, 08 Oct 2024 15:37:13 -0700 Subject: [PATCH v6 31/33] riscv: Documentation for landing pad / indirect branch tracking MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20241008-v5_user_cfi_series-v6-31-60d9fe073f37@rivosinc.com> References: <20241008-v5_user_cfi_series-v6-0-60d9fe073f37@rivosinc.com> In-Reply-To: <20241008-v5_user_cfi_series-v6-0-60d9fe073f37@rivosinc.com> To: Thomas Gleixner , Ingo Molnar , Borislav Petkov , Dave Hansen , x86@kernel.org, "H. Peter Anvin" , Andrew Morton , "Liam R. Howlett" , Vlastimil Babka , Lorenzo Stoakes , Paul Walmsley , Palmer Dabbelt , Albert Ou , Conor Dooley , Rob Herring , Krzysztof Kozlowski , Arnd Bergmann , Christian Brauner , Peter Zijlstra , Oleg Nesterov , Eric Biederman , Kees Cook , Jonathan Corbet , Shuah Khan Cc: linux-kernel@vger.kernel.org, linux-fsdevel@vger.kernel.org, linux-mm@kvack.org, linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-arch@vger.kernel.org, linux-doc@vger.kernel.org, linux-kselftest@vger.kernel.org, alistair.francis@wdc.com, richard.henderson@linaro.org, jim.shu@sifive.com, andybnac@gmail.com, kito.cheng@sifive.com, charlie@rivosinc.com, atishp@rivosinc.com, evan@rivosinc.com, cleger@rivosinc.com, alexghiti@rivosinc.com, samitolvanen@google.com, broonie@kernel.org, rick.p.edgecombe@intel.com, Deepak Gupta X-Mailer: b4 0.14.0 X-Rspamd-Server: rspam07 X-Rspamd-Queue-Id: 7D7938000A X-Stat-Signature: ixm4u4zzucfi9xggsrgjc8pgzh1huedq X-Rspam-User: X-HE-Tag: 1728427155-274658 X-HE-Meta: U2FsdGVkX1/gnM0+DgyxQJkPfRHJzA+Ln96SGnXhww+3bl3WR519ydwXAbbgiCTzi4+T6WSAJI6n1G4ElafYaFR/tA0wjZzzAqICN/Yu8SKiKcb7m39kebOnmBRh+shl9TsYhlQVi7ZK8xY0Ph3CMvluVJ06uEkcayu+nvSJJ20/upFNwcoxHwGGYsZ65piE/ZG9uAsVeLwDl9qsS7ydcqp05j3LebV/gTwafpiZIlgeI6V+ye20CDWFVQ5y00fvgZz6R6OL5hbYdWbbwjgbxboiZn3hGVfaE2K3gxc88y0cAvQeI7syqjmSLG48tnsZFayiz0pI4BfnV9lfL2Q1/ykDB8rNZ3juLv0dJXKCVZT7CT/EeDFHrN9PTDDxE6IYViPRdrGiE5JfypPm8DuCD15YA7/V7KldIdcZBjiCsAtLrJ5AgG8svDOmMmZTF7ADt+ji2vE6j5HzQwoY1pVUKrKHN7pl20zyQiqs0PxIRu9dV7EgJXKIPGT3EYeSs31MTsr7x8cXTqFaRi88O4aPgxJP+Gz5R9Xwc9en0xwTLe9abQQELnstiAVz7OpxlYTa/XLUqktYbFeIK3+wc1X3WMI1frQtu4zi1guD6n2GPKGLeFuQFZcS+bmY/ukrOUNQFSd021+v3LF2inBXSWOadU1SIYl00W71fNkMxniIy9EMR65s5P22DIZ5Mgfk+mqo4Jd2z540U6HtWn1XRJ2kE+1jTZDBzHZ9cyhD9PzlwYOBRvw8Sg+0dQCv1G1I4/sXtyNcJ5kGFbj9CTzS98D3GU9x1q20tV/vU2pd7QgHXb7zkZFCxen6p5wvpQrP3AkI7uoI/B0JY4vjh3q2XL4XoZ5wefyQMlyRgnQI1HmnbfdBMF6MZxaWZ8xuhay6t/F8IcT84qzomKr2ltoebkZ2LwVL2/BqJbe6Fdsq6VKlEvqYd3Qf58Fo32gC/fr+khLVi4FHZVZGB1BZPBzPRmH C2iVfCwk GvURYlStZCN/QttyNdsLJQ7VMohff5fJldRhqGbdWIoLCaLadXWX0I1zLHjSrDDq4qPhoYDlimW6OOBY2vhYsAWHlygWLMIU6AM1fuUf934mnU4XwZIn/mp6BlAFZw1cjFLx65IQ4uP8QJwntEnI2bgr2y8uzxxETKlN4DnOkrpEYMujYCUWUqVGfPn7ZQD7yXH/DHflg1H4inz3XDuP3u+auINZ/NJ2+lkjATO6kaV/7W7R0It03HRoBIQ8ZPlnzJrn3+y1wjtATotgM0YO6Fz3KZVLW756mx//lhvsxh9lf9lyCzHdnvWHn9lonjDjqNkpXMsJsph4rc9U92IImiCZYxvqxfcOf7cnZDtKuDWhx/Roe4fI6hvcGqKChoiDV03VbC1Q2R5JvsjLXKVYNEJ+Vcg/gX5B+LOFEFJrUiLCdJRVawDICjq1xhEED66x19zaSycVZmZSEf+Hk1ObB9zNqShdXG8eoCeeYpeO2NQJhAaYSlWhkk73IlDbnjcDZxMrEIb98XmhN/7KGtaC3UdZRew1l4WsYkkLA1G6YJSzriGHpRZHI5YwE5MdRVNhUA7KJSdk5m44/7UI= X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: List-Subscribe: List-Unsubscribe: Adding documentation on landing pad aka indirect branch tracking on riscv and kernel interfaces exposed so that user tasks can enable it. Signed-off-by: Deepak Gupta --- Documentation/arch/riscv/index.rst | 1 + Documentation/arch/riscv/zicfilp.rst | 115 +++++++++++++++++++++++++++++++++++ 2 files changed, 116 insertions(+) diff --git a/Documentation/arch/riscv/index.rst b/Documentation/arch/riscv/index.rst index eecf347ce849..be7237b69682 100644 --- a/Documentation/arch/riscv/index.rst +++ b/Documentation/arch/riscv/index.rst @@ -14,6 +14,7 @@ RISC-V architecture uabi vector cmodx + zicfilp features diff --git a/Documentation/arch/riscv/zicfilp.rst b/Documentation/arch/riscv/zicfilp.rst new file mode 100644 index 000000000000..a188d78fcde6 --- /dev/null +++ b/Documentation/arch/riscv/zicfilp.rst @@ -0,0 +1,115 @@ +.. SPDX-License-Identifier: GPL-2.0 + +:Author: Deepak Gupta +:Date: 12 January 2024 + +==================================================== +Tracking indirect control transfers on RISC-V Linux +==================================================== + +This document briefly describes the interface provided to userspace by Linux +to enable indirect branch tracking for user mode applications on RISV-V + +1. Feature Overview +-------------------- + +Memory corruption issues usually result in to crashes, however when in hands of +an adversary and if used creatively can result into variety security issues. + +One of those security issues can be code re-use attacks on program where adversary +can use corrupt function pointers and chain them together to perform jump oriented +programming (JOP) or call oriented programming (COP) and thus compromising control +flow integrity (CFI) of the program. + +Function pointers live in read-write memory and thus are susceptible to corruption +and allows an adversary to reach any program counter (PC) in address space. On +RISC-V zicfilp extension enforces a restriction on such indirect control +transfers: + +- indirect control transfers must land on a landing pad instruction ``lpad``. + There are two exception to this rule: + + - rs1 = x1 or rs1 = x5, i.e. a return from a function and returns are + protected using shadow stack (see zicfiss.rst) + + - rs1 = x7. On RISC-V compiler usually does below to reach function + which is beyond the offset possible J-type instruction:: + + auipc x7, + jalr (x7) + + Such form of indirect control transfer are still immutable and don't rely + on memory and thus rs1=x7 is exempted from tracking and considered software + guarded jumps. + +``lpad`` instruction is pseudo of ``auipc rd, `` with ``rd=x0`` and +is a HINT nop. ``lpad`` instruction must be aligned on 4 byte boundary and +compares 20 bit immediate withx7. If ``imm_20bit`` == 0, CPU don't perform any +comparision with ``x7``. If ``imm_20bit`` != 0, then ``imm_20bit`` must match +``x7`` else CPU will raise ``software check exception`` (``cause=18``) with +``*tval = 2``. + +Compiler can generate a hash over function signatures and setup them (truncated +to 20bit) in x7 at callsites and function prologues can have ``lpad`` with same +function hash. This further reduces number of program counters a call site can +reach. + +2. ELF and psABI +----------------- + +Toolchain sets up :c:macro:`GNU_PROPERTY_RISCV_FEATURE_1_FCFI` for property +:c:macro:`GNU_PROPERTY_RISCV_FEATURE_1_AND` in notes section of the object file. + +3. Linux enabling +------------------ + +User space programs can have multiple shared objects loaded in its address space +and it's a difficult task to make sure all the dependencies have been compiled +with support of indirect branch. Thus it's left to dynamic loader to enable +indirect branch tracking for the program. + +4. prctl() enabling +-------------------- + +:c:macro:`PR_SET_INDIR_BR_LP_STATUS` / :c:macro:`PR_GET_INDIR_BR_LP_STATUS` / +:c:macro:`PR_LOCK_INDIR_BR_LP_STATUS` are three prctls added to manage indirect +branch tracking. prctls are arch agnostic and returns -EINVAL on other arches. + +* prctl(PR_SET_INDIR_BR_LP_STATUS, unsigned long arg) + +If arg1 is :c:macro:`PR_INDIR_BR_LP_ENABLE` and if CPU supports ``zicfilp`` +then kernel will enabled indirect branch tracking for the task. Dynamic loader +can issue this :c:macro:`prctl` once it has determined that all the objects +loaded in address space support indirect branch tracking. Additionally if there +is a `dlopen` to an object which wasn't compiled with ``zicfilp``, dynamic +loader can issue this prctl with arg1 set to 0 (i.e. +:c:macro:`PR_INDIR_BR_LP_ENABLE` being clear) + +* prctl(PR_GET_INDIR_BR_LP_STATUS, unsigned long arg) + +Returns current status of indirect branch tracking. If enabled it'll return +:c:macro:`PR_INDIR_BR_LP_ENABLE` + +* prctl(PR_LOCK_INDIR_BR_LP_STATUS, unsigned long arg) + +Locks current status of indirect branch tracking on the task. User space may +want to run with strict security posture and wouldn't want loading of objects +without ``zicfilp`` support in it and thus would want to disallow disabling of +indirect branch tracking. In that case user space can use this prctl to lock +current settings. + +5. violations related to indirect branch tracking +-------------------------------------------------- + +Pertaining to indirect branch tracking, CPU raises software check exception in +following conditions: + +- missing ``lpad`` after indirect call / jmp +- ``lpad`` not on 4 byte boundary +- ``imm_20bit`` embedded in ``lpad`` instruction doesn't match with ``x7`` + +In all 3 cases, ``*tval = 2`` is captured and software check exception is +raised (``cause=18``) + +Linux kernel will treat this as :c:macro:`SIGSEV`` with code = +:c:macro:`SEGV_CPERR` and follow normal course of signal delivery. -- 2.45.0