From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id CF477C25B74 for ; Sun, 2 Jun 2024 04:56:44 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id 167BC6B009A; Sun, 2 Jun 2024 00:56:44 -0400 (EDT) Received: by kanga.kvack.org (Postfix, from userid 40) id 118036B009E; Sun, 2 Jun 2024 00:56:44 -0400 (EDT) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id ED2E66B00A0; Sun, 2 Jun 2024 00:56:43 -0400 (EDT) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0015.hostedemail.com [216.40.44.15]) by kanga.kvack.org (Postfix) with ESMTP id D071A6B009A for ; Sun, 2 Jun 2024 00:56:43 -0400 (EDT) Received: from smtpin17.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay10.hostedemail.com (Postfix) with ESMTP id 33926C023E for ; Sun, 2 Jun 2024 04:56:43 +0000 (UTC) X-FDA: 82184738286.17.38D1C5B Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.11]) by imf24.hostedemail.com (Postfix) with ESMTP id 42D67180015 for ; Sun, 2 Jun 2024 04:56:40 +0000 (UTC) Authentication-Results: imf24.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=eSz8+jsm; spf=pass (imf24.hostedemail.com: domain of lkp@intel.com designates 192.198.163.11 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1717304201; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type:content-transfer-encoding:in-reply-to: references:dkim-signature; bh=PoAjzj2Ecxu5WEpb6rzSaiYApsKbX6kyuAOyZ+4UXUQ=; b=ixYMWMEJW0fDStMl2LEakvsQgD76ky3WHrD+IHNBoq8coTUKaWEAdSHlq8YDwyvTb8W/0K 5Qq4rSfrZO6GGRraYEwlin65XFfAUs/R9IpPqxnvT5G5l9ggND3InjSRu9mOCAlt7060jU 7embl307/OC+m/N8DDiEKVE1hMvwcp8= ARC-Authentication-Results: i=1; imf24.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=eSz8+jsm; spf=pass (imf24.hostedemail.com: domain of lkp@intel.com designates 192.198.163.11 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1717304201; a=rsa-sha256; cv=none; b=VWN53lYNgghku2waCzOovhCT7AzsCbFARjpZ8/ZbgMkNYoTzLtdrPtocTcYV9cR3Ku5xZr 4DwVQ/Iwfm10zTkkLSqHbZsBCQK2ulTuYK4D6GkWyiKKTvirXne6ohz8y0y+xQo7+3xZ/p 0mEoKeY7phgfnFxhI+4bxwflKKQ5x7Y= DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1717304200; x=1748840200; h=date:from:to:cc:subject:message-id:mime-version; bh=BitTYzbRQZyRVwiJ40x0sOa8LTZSumHsgou4xa6gD7o=; b=eSz8+jsm5isYcU1kpbWnXjtsxTDdnbr6WfCZn2lIqt3fQYLRx1A4Vc17 ozdiM5SCYnlkDwqv05+wZuHNecyivW4KmU7TN/xm4sn0MOuKuLLNp4wz/ JWVPio8L7Q0svx/0lncJsxy4XMGsAgiE04686G5TVQkjNAP71g4WUyih7 QsxeG7ZqUED0R4lnd9zUhrh0FNMkzg6jYQFr4j9KhTDTnfQ5PlverffK/ eMk3touAMYSaMlatXPQN/X9xgXl/mH+ifUDaKP48gsw6HYOwYUIdbb4Rf SlZz9kPs4/IQ37l5LarMJPVfrqZ8vgt4SVizRPBT0hSy5B+H70J4mzxDw A==; X-CSE-ConnectionGUID: wqSjxO/XRt67BT/SKBe+eQ== X-CSE-MsgGUID: KPgql7WOScGJ8gEX0zx+Vg== X-IronPort-AV: E=McAfee;i="6600,9927,11090"; a="24445711" X-IronPort-AV: E=Sophos;i="6.08,208,1712646000"; d="scan'208";a="24445711" Received: from orviesa007.jf.intel.com ([10.64.159.147]) by fmvoesa105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 Jun 2024 21:56:38 -0700 X-CSE-ConnectionGUID: /21ttMJuQy++RffejsDasQ== X-CSE-MsgGUID: i3PGojbQTsOXRCtnNXlqxw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.08,208,1712646000"; d="scan'208";a="37183856" Received: from unknown (HELO 0610945e7d16) ([10.239.97.151]) by orviesa007.jf.intel.com with ESMTP; 01 Jun 2024 21:56:37 -0700 Received: from kbuild by 0610945e7d16 with local (Exim 4.96) (envelope-from ) id 1sDdGk-000Ji7-2c; Sun, 02 Jun 2024 04:56:34 +0000 Date: Sun, 2 Jun 2024 12:56:31 +0800 From: kernel test robot To: "Paul E. McKenney" Cc: oe-kbuild-all@lists.linux.dev, Linux Memory Management List Subject: [linux-next:master 2654/3060] arch/arm/include/asm/cmpxchg.h:167:12: error: call to undeclared function 'cmpxchg_emu_u8'; ISO C99 and later do not support implicit function declarations Message-ID: <202406021249.imvU1Clu-lkp@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline X-Stat-Signature: hsa15jaqqnbp88ozn8hzeyajt1bb6o5c X-Rspamd-Queue-Id: 42D67180015 X-Rspam-User: X-Rspamd-Server: rspam10 X-HE-Tag: 1717304200-823299 X-HE-Meta: U2FsdGVkX18euK3dTSZZ/ijVDtUcv3kfFZhFqBEo/94cMeJNk+EtaCyNMTL5EzlnnGevnC97qXBT4wX6AE3TBrdNfDSXcULjeQmJM+FFdmhpIfGxxvkC5fRnM3lyv5ZCfYyjRQKCrul/nglZmztTJ9UyCUTFQwPr0KKaEqBw2Cr4+SnagD/5VoGXyQhJ+8RdoTJGLYxzasl3F/pikF0ROS50NQndO+WUGjFFIPKd5CAYV1CcsrQuWdOQ3gge8fRav1+I7+yeToiKnX02WErqpYy2/9MDsY+z0SlWvnNFsbsAV3HzsyUUeTwO3lHbYfe0A5qHSzZKmx2q2L932sBe0qeRe96OLYBcyIfY4Bx+1JoyxGf4cnMkGEuqJy/SuVvJSgJZOdqposp85VgJ9QHqxhOIa+AQHyJmZD4/9nugl8YbYCKsbWp1H/0EwEFjDLAjIijkoGM8sCO9wqEas7T2Ydbigv8FWG5lSYxV/9bXoEL5DKgKzjTumnIP/XNMljS//tDxwR3Fmm3jjJpfjF5+jdTnmAVRz1yI6BL7OjzPZzN7KjGjEh2K0aP8zjSX1InJvG2QVhI2+EWqIsPdsvo+eWU2O3TYiY5bB1vHeCorCba37sshHe1oq8S1e/B6trjrYCU5HtLcsfBtvZtZX7jpKwxSGiJULXCRvMxV6t8+PMav4N+Qk48WKKOxQpX01KN32aGNBlqtsb3yyjUdnBWjebmpZdFPXYxCHni9A/a2vu13Ww/o9RIBFcvAp0l7MPSqhIHZioEM/bgwI6XW2klaNs6cFU3t95pXXC5UKtwXfDln/jue5nEroR/PNQVjHovtbetuKUsMN1cOKTj57NVqE3/qnMJRJtB1Kiep2L/usNPnajQPkIy7qUfOSvYV/GhCZsTGOYAB0V19hEsSDlsHwkI3wXltKmJ6gLAc+cn8tlaKJcyTH8S/vdrfJxU1oN0PLJ2XWXAgpKfh0LiGqeG AN6Sy377 f4Yy+iSDF+r9s6fuSk8ojhK7R2/BlM0zyovvLNcInL+rAoUtrLB4vCnPr1R5Zs4NiHGHkjAj9MLRbR5PZBeGK6TYJucby1KRMXlu6+rBSBnm3N28zfA3iw8qdiFyXmpL1jk8o9Hjxhq4ruJhve7D4gDPGtGfbYUTnn5I42pYxY3LFtI+vmV3bNuEmRQY+KCEnsBanuR6/z9Z/pPKHPiXIto0mrISTy5i9vrUox9L+Ipygyw1ncZZAIxhR8LuI1EjZN3NKudDwoCzJdvMW821EJVRdGq4A1Yeu7C2qTX8sFUTBov8e8Oj+7Q/abuj+yAK7NTVuTc3rwu53x+HCyaX18Pb8B9da/w2rOU2RXMwYO0BeG421E77SrRRME42owfIX4U8g X-Bogosity: Ham, tests=bogofilter, spamicity=0.000002, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: List-Subscribe: List-Unsubscribe: tree: https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git master head: 0e1980c40b6edfa68b6acf926bab22448a6e40c9 commit: 6ba3d5014d24a46ed329fc567e554c218eb62cfa [2654/3060] ARM: Emulate one-byte cmpxchg config: arm-randconfig-r051-20240602 (https://download.01.org/0day-ci/archive/20240602/202406021249.imvU1Clu-lkp@intel.com/config) compiler: clang version 19.0.0git (https://github.com/llvm/llvm-project bafda89a0944d947fc4b3b5663185e07a397ac30) reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240602/202406021249.imvU1Clu-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202406021249.imvU1Clu-lkp@intel.com/ All errors (new ones prefixed by >>): In file included from kernel/bounds.c:13: In file included from include/linux/log2.h:12: In file included from include/linux/bitops.h:63: In file included from arch/arm/include/asm/bitops.h:245: In file included from include/asm-generic/bitops/lock.h:5: In file included from include/linux/atomic.h:7: In file included from arch/arm/include/asm/atomic.h:16: >> arch/arm/include/asm/cmpxchg.h:167:12: error: call to undeclared function 'cmpxchg_emu_u8'; ISO C99 and later do not support implicit function declarations [-Wimplicit-function-declaration] 167 | oldval = cmpxchg_emu_u8((volatile u8 *)ptr, old, new); | ^ 1 error generated. make[3]: *** [scripts/Makefile.build:117: kernel/bounds.s] Error 1 make[3]: Target 'prepare' not remade because of errors. make[2]: *** [Makefile:1208: prepare0] Error 2 make[2]: Target 'prepare' not remade because of errors. make[1]: *** [Makefile:240: __sub-make] Error 2 make[1]: Target 'prepare' not remade because of errors. make: *** [Makefile:240: __sub-make] Error 2 make: Target 'prepare' not remade because of errors. vim +/cmpxchg_emu_u8 +167 arch/arm/include/asm/cmpxchg.h 152 153 /* 154 * cmpxchg only support 32-bits operands on ARMv6. 155 */ 156 157 static inline unsigned long __cmpxchg(volatile void *ptr, unsigned long old, 158 unsigned long new, int size) 159 { 160 unsigned long oldval, res; 161 162 prefetchw((const void *)ptr); 163 164 switch (size) { 165 #ifdef CONFIG_CPU_V6 /* min ARCH >= ARMv6K */ 166 case 1: > 167 oldval = cmpxchg_emu_u8((volatile u8 *)ptr, old, new); 168 break; 169 #else 170 case 1: 171 do { 172 asm volatile("@ __cmpxchg1\n" 173 " ldrexb %1, [%2]\n" 174 " mov %0, #0\n" 175 " teq %1, %3\n" 176 " strexbeq %0, %4, [%2]\n" 177 : "=&r" (res), "=&r" (oldval) 178 : "r" (ptr), "Ir" (old), "r" (new) 179 : "memory", "cc"); 180 } while (res); 181 break; 182 case 2: 183 do { 184 asm volatile("@ __cmpxchg1\n" 185 " ldrexh %1, [%2]\n" 186 " mov %0, #0\n" 187 " teq %1, %3\n" 188 " strexheq %0, %4, [%2]\n" 189 : "=&r" (res), "=&r" (oldval) 190 : "r" (ptr), "Ir" (old), "r" (new) 191 : "memory", "cc"); 192 } while (res); 193 break; 194 #endif 195 case 4: 196 do { 197 asm volatile("@ __cmpxchg4\n" 198 " ldrex %1, [%2]\n" 199 " mov %0, #0\n" 200 " teq %1, %3\n" 201 " strexeq %0, %4, [%2]\n" 202 : "=&r" (res), "=&r" (oldval) 203 : "r" (ptr), "Ir" (old), "r" (new) 204 : "memory", "cc"); 205 } while (res); 206 break; 207 default: 208 __bad_cmpxchg(ptr, size); 209 oldval = 0; 210 } 211 212 return oldval; 213 } 214 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki