From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id EAA7AC04FFE for ; Tue, 14 May 2024 10:45:34 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id 1350A6B030D; Tue, 14 May 2024 06:45:34 -0400 (EDT) Received: by kanga.kvack.org (Postfix, from userid 40) id 0E4A26B030E; Tue, 14 May 2024 06:45:34 -0400 (EDT) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id F17876B030F; Tue, 14 May 2024 06:45:33 -0400 (EDT) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0017.hostedemail.com [216.40.44.17]) by kanga.kvack.org (Postfix) with ESMTP id D366C6B030D for ; Tue, 14 May 2024 06:45:33 -0400 (EDT) Received: from smtpin11.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay10.hostedemail.com (Postfix) with ESMTP id 68BF4C1120 for ; Tue, 14 May 2024 10:45:33 +0000 (UTC) X-FDA: 82116670146.11.3A84715 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.9]) by imf13.hostedemail.com (Postfix) with ESMTP id B551C20015 for ; Tue, 14 May 2024 10:45:30 +0000 (UTC) Authentication-Results: imf13.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=gaUkDaBl; spf=pass (imf13.hostedemail.com: domain of lkp@intel.com designates 198.175.65.9 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1715683531; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type:content-transfer-encoding:in-reply-to: references:dkim-signature; bh=Rrz0w6MCzwzi5luYwGvyUaJY+XFGgU3kcV9XPiouy3Q=; b=Rzfp7LH2teQ6ZDiqGjFWTgZHxwf7rGHRVs2dKBCZsyIGkQx7wUIdLFqf5tvMZ7FUzwUEfv 7aonGTOSK1fbgKpUGlrtpURnt2cOTz1QynHieivg6g26rm2KIjI7NhswIV/VLImICG/CBT rqmTY5AZKsDoxJ7cHC5RZLT0QgkIbt4= ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1715683531; a=rsa-sha256; cv=none; b=MlqWXxLIz326TUouU/KItJ81FFxKbTLI2kz2CQiSgxjMAZS1bfb6efIVk2RcLZ8MAYUKcv crW7eQ42KreEy7IXRWbwR8Y0a9XPhQUvHuVLd+n9n+8PHgAciZftk8+v7UD0SkNEEZf7Ok RF05vW4SyfJFpF0xJlY9x+6UUbRtMXI= ARC-Authentication-Results: i=1; imf13.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=gaUkDaBl; spf=pass (imf13.hostedemail.com: domain of lkp@intel.com designates 198.175.65.9 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1715683531; x=1747219531; h=date:from:to:cc:subject:message-id:mime-version; bh=+LVRheM52KhRjQ18CI18gN20K6VQYfioawKyedxtoOw=; b=gaUkDaBl4Mu7boPeHcA7tudLcyk3xJ5u3ca4Nc/y6kweykcYFuJ0MEvr MVsXd1HlzK194E4l6GQ54jqZw1vj2tkZygDJE4RGsxCx0Dub04BIvHwLY AS6aPQZ0fVKEpbZNzvV0XMv6O+Y2Y/FRi+OeER8Mx55Mp1yWSTdpuSIrZ jQ+wS2+jrxqZGvK9luY99Z25d7SuAEokelcVrC2jlWrZ4OFSYN9hDLnUs beo63O+9Mb1bh4utRfnBgiqVqkeK5m9csDnoh0th69EoRJF1ydyjEVgTa Z+HzLu6O0hFkfCxI+8eBO0scu17GzLLZZcU4GrcGxSbeU7WyFDGBB40yQ w==; X-CSE-ConnectionGUID: 8nqTdKFVTLiuQ/umfRAEKA== X-CSE-MsgGUID: rJTYQ2cvRDGbCVUgn06kAA== X-IronPort-AV: E=McAfee;i="6600,9927,11072"; a="34172179" X-IronPort-AV: E=Sophos;i="6.08,159,1712646000"; d="scan'208";a="34172179" Received: from fmviesa004.fm.intel.com ([10.60.135.144]) by orvoesa101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 May 2024 03:45:29 -0700 X-CSE-ConnectionGUID: 07EWG8I1Q9evOdqFpoHW3g== X-CSE-MsgGUID: TWd03VBUQc6f6AJGFoNshA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.08,159,1712646000"; d="scan'208";a="35188628" Received: from lkp-server01.sh.intel.com (HELO f8b243fe6e68) ([10.239.97.150]) by fmviesa004.fm.intel.com with ESMTP; 14 May 2024 03:45:27 -0700 Received: from kbuild by f8b243fe6e68 with local (Exim 4.96) (envelope-from ) id 1s6pev-000BOl-0S; Tue, 14 May 2024 10:45:25 +0000 Date: Tue, 14 May 2024 18:44:45 +0800 From: kernel test robot To: Alex Deucher Cc: oe-kbuild-all@lists.linux.dev, Linux Memory Management List Subject: [linux-next:master 12913/12990] drivers/gpu/drm/amd/amdgpu/../display/dc/optc/dcn35/dcn35_optc.c:59: warning: Function parameter or struct member 'segment_width' not described in 'optc35_set_odm_combine' Message-ID: <202405141810.w4NzVd8m-lkp@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline X-Rspamd-Server: rspam03 X-Rspamd-Queue-Id: B551C20015 X-Rspam-User: X-Stat-Signature: isupgmngkwi9piaeoe9pm3syzouaa6xh X-HE-Tag: 1715683530-532665 X-HE-Meta: U2FsdGVkX18A65yEm9VxiKraeZrKJLlT1dxSWweoeDzeUUdSK6k1TKo/cAJRxeyw6TtibA/aHCf/9uI4mMynbYxYr6e3U8YTIPAQ7RtbvIa5JoMfGenZ3u/9tI629vu+tFdM64/HRA2H+Z55tnSug2jtvBQCwb9Ul8bARlrqRY8Bk+qzSkms2VdTGpNtoSFcL0RXmpEMBvfS9GscfRJPnGO8EQXJjZMFXUe6cFGzAgACsxgR2ILrsbkQaIA99sIJLdIFyhPzk3e9E4gI7SlXolS1ZrTTvxkSHw0jEP+5+AR89u6L1cR2Xtso+LIZefjdboXUnk8slphw/i+RcVGoWPRPTpXPfjXq5gL1IMBQcKofjoSqUa6eFeFbYRxy4sOCjYefEcq+swwymfOx4vdx9M4EOYXD+sXQBw8i6e/iZezdZyUicwGyjfeo9KIi9lWMraoOFZSPDE2DDiNVuk1y5cjS2AQvJOt6Lp07apkmNjvKtehvQiHVNAKxw0A9DhPKfVykQV6jibWd/UoGU6rMYF2Ii0WMBl5lX/M0QlcV9B7xXptPCqnLKiJbLyGV3TFC83NXAjiBxXr6MHIaHnEJCvXJpkkBt9LDXkH1Ii8Vp7yLkZ97zG4O25iXZ4HmBROQlu7V/Z86GOvPUa7tGSWZgfP4RC0u9iJKuW0+w1aZmK+A0eVd3y7DFL3PW6cJSlJtp6kzMFCKIefyiyzDF6PPuxXGROw3AtcaVdiTUKdSTWcSAfC6xXrYxqsjrX9WcdGnoZoUv7uzs17INvK5lWv8M/YdaK7dr3cCUjKbK4SHmTBvUIzLVeWPU9n2vypaXoGkEVT2AFCqJsvQp9F2blxn35hD7ZwF39Cmol0P6QEMMhdk7DannfFJLWmwncpRVujfnS+cPGh3ocosWfwQdJ6/lQj/PSMAwaRubufrxyJWOn1v302LinkJBrhN4QgR+ewIMhC4wXh5ICRjqYwzCdd Fk+cIt9v uWvWZd2RwEtP5gVlCOxEmvC/9aP4EwclqwN9D8u/med34e/IixYa6k9h5sbk4ZMnRWbVHUR4S7RWBe39HqvrhwkrbMqJkJPNREvmiTLUY5F7BP6E4dVGYv+BKx6fM6IcubpOctpwwFAGi4O2kG7ULGS6XZubm0DYSvUrPlAuemJPbtwR89gerbEyA4uh1fB9tBsYscyOAk7wV8MOJ/kEkzO9SulOtM06tBKvNj3caotEuiswB6FvoT4wm0VNeCocrQkbSsw1hpeQTaBWglq7mH/dQ1IO4aNSj9TGeATqOteiWaslcVgYLUR3BDuPGJtY2cQsLX9TquDf83xggSDLQdbkTS6OeMK872DNb+l8/eFWeso+lXgswWv+Rrn070N+ECtyC0UGpkXmgorBbJwMiuYhxrhuHrIsfPEE/joiQF4uIeGudhMRiZtMEdEDTPrIwDT5hoyMZ9j59UwT5Bqw0WziDqQ== X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: List-Subscribe: List-Unsubscribe: tree: https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git master head: 26dd54d03cd94ecc035d9e1e9fd4fc0f3ab311cf commit: cbc3288064a9198d81cb3b827d3adfa4a4a0b813 [12913/12990] Merge branch 'drm-next' of https://gitlab.freedesktop.org/agd5f/linux config: powerpc-randconfig-m041-20220831 (https://download.01.org/0day-ci/archive/20240514/202405141810.w4NzVd8m-lkp@intel.com/config) compiler: powerpc-linux-gcc (GCC) 13.2.0 reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240514/202405141810.w4NzVd8m-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202405141810.w4NzVd8m-lkp@intel.com/ All warnings (new ones prefixed by >>): >> drivers/gpu/drm/amd/amdgpu/../display/dc/optc/dcn35/dcn35_optc.c:59: warning: Function parameter or struct member 'segment_width' not described in 'optc35_set_odm_combine' >> drivers/gpu/drm/amd/amdgpu/../display/dc/optc/dcn35/dcn35_optc.c:59: warning: Function parameter or struct member 'last_segment_width' not described in 'optc35_set_odm_combine' >> drivers/gpu/drm/amd/amdgpu/../display/dc/optc/dcn35/dcn35_optc.c:59: warning: Excess function parameter 'timing' description in 'optc35_set_odm_combine' vim +59 drivers/gpu/drm/amd/amdgpu/../display/dc/optc/dcn35/dcn35_optc.c b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 36 b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 37 #define REG(reg)\ b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 38 optc1->tg_regs->reg b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 39 b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 40 #define CTX \ b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 41 optc1->base.ctx b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 42 b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 43 #undef FN b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 44 #define FN(reg_name, field_name) \ b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 45 optc1->tg_shift->field_name, optc1->tg_mask->field_name b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 46 b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 47 /** eae369917516ff drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Srinivasan Shanmugam 2023-08-29 48 * optc35_set_odm_combine() - Enable CRTC - call ASIC Control Object to enable Timing generator. eae369917516ff drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Srinivasan Shanmugam 2023-08-29 49 * eae369917516ff drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Srinivasan Shanmugam 2023-08-29 50 * @optc: Output Pipe Timing Combine instance reference. eae369917516ff drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Srinivasan Shanmugam 2023-08-29 51 * @opp_id: Output Plane Processor instance ID. eae369917516ff drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Srinivasan Shanmugam 2023-08-29 52 * @opp_cnt: Output Plane Processor count. eae369917516ff drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Srinivasan Shanmugam 2023-08-29 53 * @timing: Timing parameters used to configure DCN blocks. eae369917516ff drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Srinivasan Shanmugam 2023-08-29 54 * eae369917516ff drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Srinivasan Shanmugam 2023-08-29 55 * Return: void. b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 56 */ b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 57 static void optc35_set_odm_combine(struct timing_generator *optc, int *opp_id, int opp_cnt, f9d48a88eba547 drivers/gpu/drm/amd/display/dc/optc/dcn35/dcn35_optc.c Wenjing Liu 2024-04-25 58 int segment_width, int last_segment_width) b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 @59 { b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 60 struct optc *optc1 = DCN10TG_FROM_TG(optc); b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 61 uint32_t memory_mask = 0; f9d48a88eba547 drivers/gpu/drm/amd/display/dc/optc/dcn35/dcn35_optc.c Wenjing Liu 2024-04-25 62 int h_active = segment_width * opp_cnt; b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 63 /* Each memory instance is 2048x(314x2) bits to support half line of 4096 */ b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 64 int odm_mem_count = (h_active + 2047) / 2048; b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 65 b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 66 /* b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 67 * display <= 4k : 2 memories + 2 pipes b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 68 * 4k < display <= 8k : 4 memories + 2 pipes b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 69 * 8k < display <= 12k : 6 memories + 4 pipes b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 70 */ b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 71 if (opp_cnt == 4) { b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 72 if (odm_mem_count <= 2) b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 73 memory_mask = 0x3; b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 74 else if (odm_mem_count <= 4) b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 75 memory_mask = 0xf; b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 76 else b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 77 memory_mask = 0x3f; b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 78 } else { b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 79 if (odm_mem_count <= 2) b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 80 memory_mask = 0x1 << (opp_id[0] * 2) | 0x1 << (opp_id[1] * 2); b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 81 else if (odm_mem_count <= 4) b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 82 memory_mask = 0x3 << (opp_id[0] * 2) | 0x3 << (opp_id[1] * 2); b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 83 else b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 84 memory_mask = 0x77; b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 85 } b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 86 b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 87 REG_SET(OPTC_MEMORY_CONFIG, 0, b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 88 OPTC_MEM_SEL, memory_mask); b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 89 b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 90 if (opp_cnt == 2) { b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 91 REG_SET_3(OPTC_DATA_SOURCE_SELECT, 0, b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 92 OPTC_NUM_OF_INPUT_SEGMENT, 1, b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 93 OPTC_SEG0_SRC_SEL, opp_id[0], b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 94 OPTC_SEG1_SRC_SEL, opp_id[1]); b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 95 } else if (opp_cnt == 4) { b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 96 REG_SET_5(OPTC_DATA_SOURCE_SELECT, 0, b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 97 OPTC_NUM_OF_INPUT_SEGMENT, 3, b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 98 OPTC_SEG0_SRC_SEL, opp_id[0], b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 99 OPTC_SEG1_SRC_SEL, opp_id[1], b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 100 OPTC_SEG2_SRC_SEL, opp_id[2], b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 101 OPTC_SEG3_SRC_SEL, opp_id[3]); b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 102 } b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 103 b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 104 REG_UPDATE(OPTC_WIDTH_CONTROL, f9d48a88eba547 drivers/gpu/drm/amd/display/dc/optc/dcn35/dcn35_optc.c Wenjing Liu 2024-04-25 105 OPTC_SEGMENT_WIDTH, segment_width); b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 106 b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 107 REG_UPDATE(OTG_H_TIMING_CNTL, OTG_H_TIMING_DIV_MODE, opp_cnt - 1); b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 108 optc1->opp_count = opp_cnt; b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 109 } b9c96af677cbed drivers/gpu/drm/amd/display/dc/dcn35/dcn35_optc.c Qingqing Zhuo 2023-08-03 110 :::::: The code at line 59 was first introduced by commit :::::: b9c96af677cbed62c07272594312cc8198293a24 drm/amd/display: Add DCN35 OPTC :::::: TO: Qingqing Zhuo :::::: CC: Alex Deucher -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki