From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id 126F2C48BF6 for ; Mon, 26 Feb 2024 21:28:20 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id 831B94401C9; Mon, 26 Feb 2024 16:28:19 -0500 (EST) Received: by kanga.kvack.org (Postfix, from userid 40) id 7E17D44017F; Mon, 26 Feb 2024 16:28:19 -0500 (EST) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 6A9DD4401C9; Mon, 26 Feb 2024 16:28:19 -0500 (EST) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0011.hostedemail.com [216.40.44.11]) by kanga.kvack.org (Postfix) with ESMTP id 5A8CD44017F for ; Mon, 26 Feb 2024 16:28:19 -0500 (EST) Received: from smtpin03.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay09.hostedemail.com (Postfix) with ESMTP id 3074B80A28 for ; Mon, 26 Feb 2024 21:28:19 +0000 (UTC) X-FDA: 81835243518.03.5FB6FED Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.14]) by imf10.hostedemail.com (Postfix) with ESMTP id 4C2CFC0012 for ; Mon, 26 Feb 2024 21:28:17 +0000 (UTC) Authentication-Results: imf10.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=OYpGhhxB; spf=pass (imf10.hostedemail.com: domain of lkp@intel.com designates 192.198.163.14 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1708982897; a=rsa-sha256; cv=none; b=j08j0jHP8SphWRy2BYrPFFq+jX2Ia2G9fOkX0Z4hewovgUB7JZqKdYVYH4Iwapdlcgp9fv RUKbpvmXlemptQ7ESDhXxrfpdikITcEnixmu6sQnYzQgIeKC4NYV/umYv8W9hsGDoqn7/V IeOrc2vp5TmkvhfOrwxmADM930H18jA= ARC-Authentication-Results: i=1; imf10.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=OYpGhhxB; spf=pass (imf10.hostedemail.com: domain of lkp@intel.com designates 192.198.163.14 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1708982897; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type:content-transfer-encoding:in-reply-to: references:dkim-signature; bh=CHPQsf4i2C1c3cQ9EVkSfGh7xjzwnWy8jQCzspR61YU=; b=OGf6eB6+OF/HOZd1tlOugdZ7lBDm05ufXcrdJ/Ir4tGqLffoBAErxZh1ieTBLu2kMfBrTO EpAcX11NE7y0ph+cuchOPsXxEShO8abZ49vc6HdlYnFW4vOqdKL1SjjuHCAcwYpydYhqoo nfGSz6OvCRGgx75ghIdOp2HCoxKxNDU= DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1708982897; x=1740518897; h=date:from:to:cc:subject:message-id:mime-version; bh=WxWCYcehyGRIv9u1FELGMgVAPPYjL+3N4tE+R5dZMRs=; b=OYpGhhxBOLremF2Rt37RIdFNduc5m1noaSpn//uW+foArD8an8HkmJL6 uaoYcpytPtSwvK23UZ1eZ8dfZtNGuKXvt20m4Uj2o4iXEaSjHOUvCqESQ DxA7Mr9hHbYmewNzOtp+Toi2Orbx3WkPn2D66DnFOtTCCFS0Dm21Ub1bJ 8b9Nyk59odZN9+IJJiRBT/Fl75TUXdPNhOtee/j4TinEPpImVmao39XiR 5gizXSOoTBo60l7Ckja7IrsuHCm62lVZ0mwlb3Uw7X+p3DWRMNgn24Ub6 rPSkrzj58mgtDLBWoPihlNuk+8GzKXKjUd8Jr2fv8YOj6H+baNlHfAUG6 Q==; X-IronPort-AV: E=McAfee;i="6600,9927,10996"; a="3460707" X-IronPort-AV: E=Sophos;i="6.06,186,1705392000"; d="scan'208";a="3460707" Received: from fmviesa004.fm.intel.com ([10.60.135.144]) by fmvoesa108.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 26 Feb 2024 13:28:15 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.06,186,1705392000"; d="scan'208";a="11429405" Received: from lkp-server02.sh.intel.com (HELO 3c78fa4d504c) ([10.239.97.151]) by fmviesa004.fm.intel.com with ESMTP; 26 Feb 2024 13:28:14 -0800 Received: from kbuild by 3c78fa4d504c with local (Exim 4.96) (envelope-from ) id 1reiVo-000AgI-18; Mon, 26 Feb 2024 21:27:51 +0000 Date: Tue, 27 Feb 2024 05:26:13 +0800 From: kernel test robot To: Jiaxun Yang Cc: oe-kbuild-all@lists.linux.dev, Linux Memory Management List , Thomas Bogendoerfer Subject: [linux-next:master 9092/10236] arch/mips/kernel/mips-mt.c:3207: Error: Unable to parse register name $fp Message-ID: <202402270524.HtRvZbPR-lkp@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline X-Rspamd-Server: rspam08 X-Rspamd-Queue-Id: 4C2CFC0012 X-Stat-Signature: sa4x1wzm3jxyfs6xqz8inj999ch9yq7w X-Rspam-User: X-HE-Tag: 1708982897-711185 X-HE-Meta: U2FsdGVkX18q+3atF2QBlOF0ZcbrOsGd6yA4S3jHix1GaRGbsBGAYT/Df9SjArKzMhfeIRKYbiwzTqMR/krOKc/bVUNLxc165+qoo5a6xH4Rlkq2eFJ72AD2orEFE62dVn4OSBr7fqexIiZr5NzhPIWxSWhHPS/2IZXchtWCB18nk4vdD2u5rGo/9qpqD5afH7u1O7vEorxMN7Zw8gkC91xNjXd3YKaHQOdGlDvBoSXkNmwtIcSup74WMP0ASzQMpN4RhaVrtUFgM3XoM3YbF29NlXdLtvpAblouUgOItZ9EBTpGrULO1urT+kera4jVctXv9hUNJBzPp5xTaCji1mUKSUgKNUvL5QnHU48R3jDMMuh6WjEthtE5FeYIZVPl0gVbtSj5nuyeoddbTH6HziIfzRRCL79Up+WKuWCr14EMkNBkx9q452hgAq+b/Q32jblIL2ucPkrceFIK1ubea/5NDGiahN6Pp4ql7bBSLV9WLnkerWI/MX98ckbRXxKWra/FuvhOfdQ5l1rF2RXKyTmA9C4zo85l659Z+iIfuMqiPrkjmJzFF532fGXlawxCVTr1cAc+92AKZ6fufI2husrcHZR5zdr6jFfBmAqTeyTLUWvH0PXLyNvidFvMZ3mKB8qNDp5UCfQJtx96J61hNmrz49TaA5obB707++6EKecs5L4Iw6Aix4UJMbnIvZ06eLCfBbG3k6hC9fQndsIIqpw30x9Qr93S2N4fUl/Zgw+B/r/J4AnC/YTs/ni977vRhlRylU4lJiN0uxLkH0v6xca48dDkiL34g6nvi19+dtcaDjwx4zLDznsROE4yvqC3CoSvy+G/VAqn/uXXDbmpHITvGAcqRyIMX/K4lB52PZdEM4QrnAcPEaYcyVjLz9BB X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: List-Subscribe: List-Unsubscribe: tree: https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git master head: 8552c902efe7ef670b6961fb8885b67961aeb629 commit: dd6d29a6148990bb1d39a37c6c2830e6daf9cb46 [9092/10236] MIPS: Implement microMIPS MT ASE helpers config: mips-randconfig-r034-20221221 (https://download.01.org/0day-ci/archive/20240227/202402270524.HtRvZbPR-lkp@intel.com/config) compiler: mips-linux-gcc (GCC) 13.2.0 reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240227/202402270524.HtRvZbPR-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202402270524.HtRvZbPR-lkp@intel.com/ All errors (new ones prefixed by >>): arch/mips/kernel/mips-mt.c: Assembler messages: >> arch/mips/kernel/mips-mt.c:3207: Error: Unable to parse register name $fp arch/mips/kernel/mips-mt.c:3210: Info: macro invoked from here {standard input}:3216: Info: macro invoked from here vim +3207 arch/mips/kernel/mips-mt.c b24413180f5600 Greg Kroah-Hartman 2017-11-01 1 // SPDX-License-Identifier: GPL-2.0 41c594ab65fc89 Ralf Baechle 2006-04-05 2 /* b633648c5ad3cf Ralf Baechle 2014-05-23 3 * General MIPS MT support routines, usable in AP/SP and SMVP. 41c594ab65fc89 Ralf Baechle 2006-04-05 4 * Copyright (C) 2005 Mips Technologies, Inc 41c594ab65fc89 Ralf Baechle 2006-04-05 5 */ 41c594ab65fc89 Ralf Baechle 2006-04-05 6 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 7 #include 41c594ab65fc89 Ralf Baechle 2006-04-05 8 #include 41c594ab65fc89 Ralf Baechle 2006-04-05 9 #include 73bc256d47a232 Paul Gortmaker 2011-07-23 10 #include 41c594ab65fc89 Ralf Baechle 2006-04-05 11 #include f72af3cf06370c Yoichi Yuasa 2006-07-04 12 #include 41c594ab65fc89 Ralf Baechle 2006-04-05 13 41c594ab65fc89 Ralf Baechle 2006-04-05 14 #include 41c594ab65fc89 Ralf Baechle 2006-04-05 15 #include 60063497a95e71 Arun Sharma 2011-07-26 16 #include 41c594ab65fc89 Ralf Baechle 2006-04-05 17 #include 41c594ab65fc89 Ralf Baechle 2006-04-05 18 #include 41c594ab65fc89 Ralf Baechle 2006-04-05 19 #include 41c594ab65fc89 Ralf Baechle 2006-04-05 20 #include 41c594ab65fc89 Ralf Baechle 2006-04-05 21 #include 4666cf018a26d8 Arnd Bergmann 2023-12-04 22 #include 41c594ab65fc89 Ralf Baechle 2006-04-05 23 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 24 int vpelimit; 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 25 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 26 static int __init maxvpes(char *str) 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 27 { 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 28 get_option(&str, &vpelimit); 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 29 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 30 return 1; 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 31 } 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 32 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 33 __setup("maxvpes=", maxvpes); 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 34 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 35 int tclimit; 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 36 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 37 static int __init maxtcs(char *str) 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 38 { 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 39 get_option(&str, &tclimit); 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 40 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 41 return 1; 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 42 } 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 43 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 44 __setup("maxtcs=", maxtcs); 07cc0c9e65d3e2 Ralf Baechle 2007-07-27 45 41c594ab65fc89 Ralf Baechle 2006-04-05 46 /* 41c594ab65fc89 Ralf Baechle 2006-04-05 47 * Dump new MIPS MT state for the core. Does not leave TCs halted. 41c594ab65fc89 Ralf Baechle 2006-04-05 48 * Takes an argument which taken to be a pre-call MVPControl value. 41c594ab65fc89 Ralf Baechle 2006-04-05 49 */ 41c594ab65fc89 Ralf Baechle 2006-04-05 50 41c594ab65fc89 Ralf Baechle 2006-04-05 51 void mips_mt_regdump(unsigned long mvpctl) 41c594ab65fc89 Ralf Baechle 2006-04-05 52 { 41c594ab65fc89 Ralf Baechle 2006-04-05 53 unsigned long flags; 41c594ab65fc89 Ralf Baechle 2006-04-05 54 unsigned long vpflags; 41c594ab65fc89 Ralf Baechle 2006-04-05 55 unsigned long mvpconf0; 41c594ab65fc89 Ralf Baechle 2006-04-05 56 int nvpe; 41c594ab65fc89 Ralf Baechle 2006-04-05 57 int ntc; 41c594ab65fc89 Ralf Baechle 2006-04-05 58 int i; 41c594ab65fc89 Ralf Baechle 2006-04-05 59 int tc; 41c594ab65fc89 Ralf Baechle 2006-04-05 60 unsigned long haltval; 41c594ab65fc89 Ralf Baechle 2006-04-05 61 unsigned long tcstatval; 41c594ab65fc89 Ralf Baechle 2006-04-05 62 41c594ab65fc89 Ralf Baechle 2006-04-05 63 local_irq_save(flags); 41c594ab65fc89 Ralf Baechle 2006-04-05 64 vpflags = dvpe(); 41c594ab65fc89 Ralf Baechle 2006-04-05 65 printk("=== MIPS MT State Dump ===\n"); 41c594ab65fc89 Ralf Baechle 2006-04-05 66 printk("-- Global State --\n"); 41c594ab65fc89 Ralf Baechle 2006-04-05 67 printk(" MVPControl Passed: %08lx\n", mvpctl); 41c594ab65fc89 Ralf Baechle 2006-04-05 68 printk(" MVPControl Read: %08lx\n", vpflags); 41c594ab65fc89 Ralf Baechle 2006-04-05 69 printk(" MVPConf0 : %08lx\n", (mvpconf0 = read_c0_mvpconf0())); 41c594ab65fc89 Ralf Baechle 2006-04-05 70 nvpe = ((mvpconf0 & MVPCONF0_PVPE) >> MVPCONF0_PVPE_SHIFT) + 1; 41c594ab65fc89 Ralf Baechle 2006-04-05 71 ntc = ((mvpconf0 & MVPCONF0_PTC) >> MVPCONF0_PTC_SHIFT) + 1; 41c594ab65fc89 Ralf Baechle 2006-04-05 72 printk("-- per-VPE State --\n"); 41c594ab65fc89 Ralf Baechle 2006-04-05 73 for (i = 0; i < nvpe; i++) { 41c594ab65fc89 Ralf Baechle 2006-04-05 74 for (tc = 0; tc < ntc; tc++) { 41c594ab65fc89 Ralf Baechle 2006-04-05 75 settc(tc); 41c594ab65fc89 Ralf Baechle 2006-04-05 76 if ((read_tc_c0_tcbind() & TCBIND_CURVPE) == i) { 41c594ab65fc89 Ralf Baechle 2006-04-05 77 printk(" VPE %d\n", i); d223a86154f8c6 Ralf Baechle 2007-07-10 78 printk(" VPEControl : %08lx\n", d223a86154f8c6 Ralf Baechle 2007-07-10 79 read_vpe_c0_vpecontrol()); d223a86154f8c6 Ralf Baechle 2007-07-10 80 printk(" VPEConf0 : %08lx\n", d223a86154f8c6 Ralf Baechle 2007-07-10 81 read_vpe_c0_vpeconf0()); 41c594ab65fc89 Ralf Baechle 2006-04-05 82 printk(" VPE%d.Status : %08lx\n", 41c594ab65fc89 Ralf Baechle 2006-04-05 83 i, read_vpe_c0_status()); b012cffe7f6971 Ralf Baechle 2008-07-15 84 printk(" VPE%d.EPC : %08lx %pS\n", b012cffe7f6971 Ralf Baechle 2008-07-15 85 i, read_vpe_c0_epc(), b012cffe7f6971 Ralf Baechle 2008-07-15 86 (void *) read_vpe_c0_epc()); d223a86154f8c6 Ralf Baechle 2007-07-10 87 printk(" VPE%d.Cause : %08lx\n", d223a86154f8c6 Ralf Baechle 2007-07-10 88 i, read_vpe_c0_cause()); 41c594ab65fc89 Ralf Baechle 2006-04-05 89 printk(" VPE%d.Config7 : %08lx\n", 41c594ab65fc89 Ralf Baechle 2006-04-05 90 i, read_vpe_c0_config7()); 41c594ab65fc89 Ralf Baechle 2006-04-05 91 break; /* Next VPE */ 41c594ab65fc89 Ralf Baechle 2006-04-05 92 } 41c594ab65fc89 Ralf Baechle 2006-04-05 93 } 41c594ab65fc89 Ralf Baechle 2006-04-05 94 } 41c594ab65fc89 Ralf Baechle 2006-04-05 95 printk("-- per-TC State --\n"); 41c594ab65fc89 Ralf Baechle 2006-04-05 96 for (tc = 0; tc < ntc; tc++) { 41c594ab65fc89 Ralf Baechle 2006-04-05 97 settc(tc); 41c594ab65fc89 Ralf Baechle 2006-04-05 98 if (read_tc_c0_tcbind() == read_c0_tcbind()) { 41c594ab65fc89 Ralf Baechle 2006-04-05 99 /* Are we dumping ourself? */ 41c594ab65fc89 Ralf Baechle 2006-04-05 100 haltval = 0; /* Then we're not halted, and mustn't be */ 41c594ab65fc89 Ralf Baechle 2006-04-05 101 tcstatval = flags; /* And pre-dump TCStatus is flags */ 41c594ab65fc89 Ralf Baechle 2006-04-05 102 printk(" TC %d (current TC with VPE EPC above)\n", tc); 41c594ab65fc89 Ralf Baechle 2006-04-05 103 } else { 41c594ab65fc89 Ralf Baechle 2006-04-05 104 haltval = read_tc_c0_tchalt(); 41c594ab65fc89 Ralf Baechle 2006-04-05 105 write_tc_c0_tchalt(1); 41c594ab65fc89 Ralf Baechle 2006-04-05 106 tcstatval = read_tc_c0_tcstatus(); 41c594ab65fc89 Ralf Baechle 2006-04-05 107 printk(" TC %d\n", tc); 41c594ab65fc89 Ralf Baechle 2006-04-05 108 } 41c594ab65fc89 Ralf Baechle 2006-04-05 109 printk(" TCStatus : %08lx\n", tcstatval); 41c594ab65fc89 Ralf Baechle 2006-04-05 110 printk(" TCBind : %08lx\n", read_tc_c0_tcbind()); b012cffe7f6971 Ralf Baechle 2008-07-15 111 printk(" TCRestart : %08lx %pS\n", b012cffe7f6971 Ralf Baechle 2008-07-15 112 read_tc_c0_tcrestart(), (void *) read_tc_c0_tcrestart()); 41c594ab65fc89 Ralf Baechle 2006-04-05 113 printk(" TCHalt : %08lx\n", haltval); 41c594ab65fc89 Ralf Baechle 2006-04-05 114 printk(" TCContext : %08lx\n", read_tc_c0_tccontext()); 41c594ab65fc89 Ralf Baechle 2006-04-05 115 if (!haltval) 41c594ab65fc89 Ralf Baechle 2006-04-05 116 write_tc_c0_tchalt(0); 41c594ab65fc89 Ralf Baechle 2006-04-05 117 } 41c594ab65fc89 Ralf Baechle 2006-04-05 118 printk("===========================\n"); 41c594ab65fc89 Ralf Baechle 2006-04-05 119 evpe(vpflags); 41c594ab65fc89 Ralf Baechle 2006-04-05 120 local_irq_restore(flags); 41c594ab65fc89 Ralf Baechle 2006-04-05 121 } 41c594ab65fc89 Ralf Baechle 2006-04-05 122 41c594ab65fc89 Ralf Baechle 2006-04-05 123 static int mt_opt_rpsctl = -1; 41c594ab65fc89 Ralf Baechle 2006-04-05 124 static int mt_opt_nblsu = -1; 982f6ffeeed5ef Ralf Baechle 2009-09-17 125 static int mt_opt_forceconfig7; 41c594ab65fc89 Ralf Baechle 2006-04-05 126 static int mt_opt_config7 = -1; 41c594ab65fc89 Ralf Baechle 2006-04-05 127 41c594ab65fc89 Ralf Baechle 2006-04-05 128 static int __init rpsctl_set(char *str) 41c594ab65fc89 Ralf Baechle 2006-04-05 129 { 41c594ab65fc89 Ralf Baechle 2006-04-05 130 get_option(&str, &mt_opt_rpsctl); 41c594ab65fc89 Ralf Baechle 2006-04-05 131 return 1; 41c594ab65fc89 Ralf Baechle 2006-04-05 132 } 41c594ab65fc89 Ralf Baechle 2006-04-05 133 __setup("rpsctl=", rpsctl_set); 41c594ab65fc89 Ralf Baechle 2006-04-05 134 41c594ab65fc89 Ralf Baechle 2006-04-05 135 static int __init nblsu_set(char *str) 41c594ab65fc89 Ralf Baechle 2006-04-05 136 { 41c594ab65fc89 Ralf Baechle 2006-04-05 137 get_option(&str, &mt_opt_nblsu); 41c594ab65fc89 Ralf Baechle 2006-04-05 138 return 1; 41c594ab65fc89 Ralf Baechle 2006-04-05 139 } 41c594ab65fc89 Ralf Baechle 2006-04-05 140 __setup("nblsu=", nblsu_set); 41c594ab65fc89 Ralf Baechle 2006-04-05 141 41c594ab65fc89 Ralf Baechle 2006-04-05 142 static int __init config7_set(char *str) 41c594ab65fc89 Ralf Baechle 2006-04-05 143 { 41c594ab65fc89 Ralf Baechle 2006-04-05 144 get_option(&str, &mt_opt_config7); 41c594ab65fc89 Ralf Baechle 2006-04-05 145 mt_opt_forceconfig7 = 1; 41c594ab65fc89 Ralf Baechle 2006-04-05 146 return 1; 41c594ab65fc89 Ralf Baechle 2006-04-05 147 } 41c594ab65fc89 Ralf Baechle 2006-04-05 148 __setup("config7=", config7_set); 41c594ab65fc89 Ralf Baechle 2006-04-05 149 982f6ffeeed5ef Ralf Baechle 2009-09-17 150 static unsigned int itc_base; 41c594ab65fc89 Ralf Baechle 2006-04-05 151 41c594ab65fc89 Ralf Baechle 2006-04-05 152 static int __init set_itc_base(char *str) 41c594ab65fc89 Ralf Baechle 2006-04-05 153 { 41c594ab65fc89 Ralf Baechle 2006-04-05 154 get_option(&str, &itc_base); 41c594ab65fc89 Ralf Baechle 2006-04-05 155 return 1; 41c594ab65fc89 Ralf Baechle 2006-04-05 156 } 41c594ab65fc89 Ralf Baechle 2006-04-05 157 41c594ab65fc89 Ralf Baechle 2006-04-05 158 __setup("itcbase=", set_itc_base); 41c594ab65fc89 Ralf Baechle 2006-04-05 159 41c594ab65fc89 Ralf Baechle 2006-04-05 160 void mips_mt_set_cpuoptions(void) 41c594ab65fc89 Ralf Baechle 2006-04-05 161 { 41c594ab65fc89 Ralf Baechle 2006-04-05 162 unsigned int oconfig7 = read_c0_config7(); 41c594ab65fc89 Ralf Baechle 2006-04-05 163 unsigned int nconfig7 = oconfig7; 41c594ab65fc89 Ralf Baechle 2006-04-05 164 41c594ab65fc89 Ralf Baechle 2006-04-05 165 if (mt_opt_rpsctl >= 0) { 41c594ab65fc89 Ralf Baechle 2006-04-05 166 printk("34K return prediction stack override set to %d.\n", 41c594ab65fc89 Ralf Baechle 2006-04-05 167 mt_opt_rpsctl); 41c594ab65fc89 Ralf Baechle 2006-04-05 168 if (mt_opt_rpsctl) 41c594ab65fc89 Ralf Baechle 2006-04-05 169 nconfig7 |= (1 << 2); 41c594ab65fc89 Ralf Baechle 2006-04-05 170 else 41c594ab65fc89 Ralf Baechle 2006-04-05 171 nconfig7 &= ~(1 << 2); 41c594ab65fc89 Ralf Baechle 2006-04-05 172 } 41c594ab65fc89 Ralf Baechle 2006-04-05 173 if (mt_opt_nblsu >= 0) { 41c594ab65fc89 Ralf Baechle 2006-04-05 174 printk("34K ALU/LSU sync override set to %d.\n", mt_opt_nblsu); 41c594ab65fc89 Ralf Baechle 2006-04-05 175 if (mt_opt_nblsu) 41c594ab65fc89 Ralf Baechle 2006-04-05 176 nconfig7 |= (1 << 5); 41c594ab65fc89 Ralf Baechle 2006-04-05 177 else 41c594ab65fc89 Ralf Baechle 2006-04-05 178 nconfig7 &= ~(1 << 5); 41c594ab65fc89 Ralf Baechle 2006-04-05 179 } 41c594ab65fc89 Ralf Baechle 2006-04-05 180 if (mt_opt_forceconfig7) { 41c594ab65fc89 Ralf Baechle 2006-04-05 181 printk("CP0.Config7 forced to 0x%08x.\n", mt_opt_config7); 41c594ab65fc89 Ralf Baechle 2006-04-05 182 nconfig7 = mt_opt_config7; 41c594ab65fc89 Ralf Baechle 2006-04-05 183 } 41c594ab65fc89 Ralf Baechle 2006-04-05 184 if (oconfig7 != nconfig7) { 41c594ab65fc89 Ralf Baechle 2006-04-05 185 __asm__ __volatile("sync"); 41c594ab65fc89 Ralf Baechle 2006-04-05 186 write_c0_config7(nconfig7); 41c594ab65fc89 Ralf Baechle 2006-04-05 187 ehb(); 41c594ab65fc89 Ralf Baechle 2006-04-05 188 printk("Config7: 0x%08x\n", read_c0_config7()); 41c594ab65fc89 Ralf Baechle 2006-04-05 189 } 41c594ab65fc89 Ralf Baechle 2006-04-05 190 41c594ab65fc89 Ralf Baechle 2006-04-05 191 if (itc_base != 0) { 41c594ab65fc89 Ralf Baechle 2006-04-05 192 /* 41c594ab65fc89 Ralf Baechle 2006-04-05 193 * Configure ITC mapping. This code is very 41c594ab65fc89 Ralf Baechle 2006-04-05 194 * specific to the 34K core family, which uses 41c594ab65fc89 Ralf Baechle 2006-04-05 195 * a special mode bit ("ITC") in the ErrCtl 41c594ab65fc89 Ralf Baechle 2006-04-05 196 * register to enable access to ITC control 41c594ab65fc89 Ralf Baechle 2006-04-05 197 * registers via cache "tag" operations. 41c594ab65fc89 Ralf Baechle 2006-04-05 198 */ 41c594ab65fc89 Ralf Baechle 2006-04-05 199 unsigned long ectlval; 41c594ab65fc89 Ralf Baechle 2006-04-05 200 unsigned long itcblkgrn; 41c594ab65fc89 Ralf Baechle 2006-04-05 201 41c594ab65fc89 Ralf Baechle 2006-04-05 202 /* ErrCtl register is known as "ecc" to Linux */ 41c594ab65fc89 Ralf Baechle 2006-04-05 203 ectlval = read_c0_ecc(); 41c594ab65fc89 Ralf Baechle 2006-04-05 204 write_c0_ecc(ectlval | (0x1 << 26)); 41c594ab65fc89 Ralf Baechle 2006-04-05 205 ehb(); 41c594ab65fc89 Ralf Baechle 2006-04-05 206 #define INDEX_0 (0x80000000) 41c594ab65fc89 Ralf Baechle 2006-04-05 207 #define INDEX_8 (0x80000008) 41c594ab65fc89 Ralf Baechle 2006-04-05 208 /* Read "cache tag" for Dcache pseudo-index 8 */ 41c594ab65fc89 Ralf Baechle 2006-04-05 209 cache_op(Index_Load_Tag_D, INDEX_8); 41c594ab65fc89 Ralf Baechle 2006-04-05 210 ehb(); 41c594ab65fc89 Ralf Baechle 2006-04-05 211 itcblkgrn = read_c0_dtaglo(); 41c594ab65fc89 Ralf Baechle 2006-04-05 212 itcblkgrn &= 0xfffe0000; 41c594ab65fc89 Ralf Baechle 2006-04-05 213 /* Set for 128 byte pitch of ITC cells */ 41c594ab65fc89 Ralf Baechle 2006-04-05 214 itcblkgrn |= 0x00000c00; 41c594ab65fc89 Ralf Baechle 2006-04-05 215 /* Stage in Tag register */ 41c594ab65fc89 Ralf Baechle 2006-04-05 216 write_c0_dtaglo(itcblkgrn); 41c594ab65fc89 Ralf Baechle 2006-04-05 217 ehb(); 41c594ab65fc89 Ralf Baechle 2006-04-05 218 /* Write out to ITU with CACHE op */ 41c594ab65fc89 Ralf Baechle 2006-04-05 219 cache_op(Index_Store_Tag_D, INDEX_8); 41c594ab65fc89 Ralf Baechle 2006-04-05 220 /* Now set base address, and turn ITC on with 0x1 bit */ 41c594ab65fc89 Ralf Baechle 2006-04-05 221 write_c0_dtaglo((itc_base & 0xfffffc00) | 0x1 ); 41c594ab65fc89 Ralf Baechle 2006-04-05 222 ehb(); 41c594ab65fc89 Ralf Baechle 2006-04-05 223 /* Write out to ITU with CACHE op */ 41c594ab65fc89 Ralf Baechle 2006-04-05 224 cache_op(Index_Store_Tag_D, INDEX_0); 41c594ab65fc89 Ralf Baechle 2006-04-05 225 write_c0_ecc(ectlval); 41c594ab65fc89 Ralf Baechle 2006-04-05 226 ehb(); 41c594ab65fc89 Ralf Baechle 2006-04-05 227 printk("Mapped %ld ITC cells starting at 0x%08x\n", 41c594ab65fc89 Ralf Baechle 2006-04-05 228 ((itcblkgrn & 0x7fe00000) >> 20), itc_base); 41c594ab65fc89 Ralf Baechle 2006-04-05 229 } 41c594ab65fc89 Ralf Baechle 2006-04-05 230 } 41c594ab65fc89 Ralf Baechle 2006-04-05 231 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 232 struct class *mt_class; 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 233 15d2ce7129f25c Liam R. Howlett 2022-07-29 234 static int __init mips_mt_init(void) 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 235 { 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 236 struct class *mtc; 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 237 1aaba11da9aa7d Greg Kroah-Hartman 2023-03-13 238 mtc = class_create("mt"); 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 239 if (IS_ERR(mtc)) 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 240 return PTR_ERR(mtc); 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 241 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 242 mt_class = mtc; 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 243 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 244 return 0; 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 245 } 27a3bbaf4b1e23 Ralf Baechle 2007-02-07 246 15d2ce7129f25c Liam R. Howlett 2022-07-29 247 subsys_initcall(mips_mt_init); -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki