From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id B8600CA0EC8 for ; Tue, 12 Sep 2023 02:04:15 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id 44E366B00B3; Mon, 11 Sep 2023 22:04:15 -0400 (EDT) Received: by kanga.kvack.org (Postfix, from userid 40) id 3FF626B00B4; Mon, 11 Sep 2023 22:04:15 -0400 (EDT) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 2EDD66B00B5; Mon, 11 Sep 2023 22:04:15 -0400 (EDT) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0011.hostedemail.com [216.40.44.11]) by kanga.kvack.org (Postfix) with ESMTP id 22F636B00B3 for ; Mon, 11 Sep 2023 22:04:15 -0400 (EDT) Received: from smtpin10.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay06.hostedemail.com (Postfix) with ESMTP id EE2B0B3368 for ; Tue, 12 Sep 2023 02:04:14 +0000 (UTC) X-FDA: 81226300428.10.887C20D Received: from mgamail.intel.com (mgamail.intel.com [134.134.136.126]) by imf01.hostedemail.com (Postfix) with ESMTP id 2D87340014 for ; Tue, 12 Sep 2023 02:04:11 +0000 (UTC) Authentication-Results: imf01.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=eaRawVxP; dmarc=pass (policy=none) header.from=intel.com; spf=pass (imf01.hostedemail.com: domain of lkp@intel.com designates 134.134.136.126 as permitted sender) smtp.mailfrom=lkp@intel.com ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1694484253; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type:content-transfer-encoding: in-reply-to:in-reply-to:references:references:dkim-signature; bh=N8FdlUaZlw6PdxamW3D4jzkxSvkGfN1QTtUKYbweURM=; b=C7QvFJnurKlllzortJFAYZrrx7gFA3vQ7SKky6vsGvisxhxEPEGYDrO9smd+aToyjEniNP JCsN5NjVjtdrtJn3cEuqlJ/PwMTx+O8aBLSqTFSCI0HL4HuY7SNef4MaTsZCxSL/Wfr+gd vXW/HU7Y4vuYocj6kXm+BpFA+O1YLrw= ARC-Authentication-Results: i=1; imf01.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=eaRawVxP; dmarc=pass (policy=none) header.from=intel.com; spf=pass (imf01.hostedemail.com: domain of lkp@intel.com designates 134.134.136.126 as permitted sender) smtp.mailfrom=lkp@intel.com ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1694484253; a=rsa-sha256; cv=none; b=Q1RbLxDYLWuKElef6vKr8RaJzXWEUJ3Ypj7dOyWdd1bn0pjLImdkaBQd89AQB5ldNlmocM kJYkrUDMSNMzvO0zV8TQuTdwuV93HCrSwe8hq+SX+oeNXtbNrQ5Rwu5q7uRqc28pXgDw3+ OGj/XQanAXRtaI9j6hB1c95bYv2R4Oo= DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1694484252; x=1726020252; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=YQg+s2V6b7qoKhAYmVAQrA4PEOfHbzWWvRfnD0nfzeg=; b=eaRawVxPEKTZeufz1wJis/GhDGbeLwZPvR88GXUIgQ/3A4yl71hvEcwy vnbVRWauOOpaaNzq/T3jxVqJdglecNchIik2ADhW4RH7AdiHYhkHQETmg NyFU5mKG2rsxzEdy2CG+KqQg2utQbVsrDbSHLdyh3vf4LSCbcJJ+yBdvA bu6uMeRKS8ja/YJoscJrKFrwnnWXJbGVaM+pqy1s39JZ+f3VbU3WIRdPf /Sh81UI1oP2UzXvKUrxy16zoIDmP6iLDQNz5iBd/eqR5Z4LPUzoOa3R4K G0AEik9mrl31RHFCIIcGVjC9k3DCINekNiE/tcdUBwL1RE4nzZxDF21En w==; X-IronPort-AV: E=McAfee;i="6600,9927,10830"; a="363289099" X-IronPort-AV: E=Sophos;i="6.02,244,1688454000"; d="scan'208";a="363289099" Received: from fmsmga004.fm.intel.com ([10.253.24.48]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 11 Sep 2023 19:04:10 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10830"; a="813616648" X-IronPort-AV: E=Sophos;i="6.02,244,1688454000"; d="scan'208";a="813616648" Received: from lkp-server01.sh.intel.com (HELO 59b3c6e06877) ([10.239.97.150]) by fmsmga004.fm.intel.com with ESMTP; 11 Sep 2023 19:04:08 -0700 Received: from kbuild by 59b3c6e06877 with local (Exim 4.96) (envelope-from ) id 1qfsl4-00077s-0j; Tue, 12 Sep 2023 02:04:06 +0000 Date: Tue, 12 Sep 2023 10:03:23 +0800 From: kernel test robot To: Samuel Holland , Palmer Dabbelt , Alexandre Ghiti , linux-riscv@lists.infradead.org Cc: oe-kbuild-all@lists.linux.dev, linux-mm@kvack.org, linux-kernel@vger.kernel.org, Samuel Holland Subject: Re: [PATCH 7/7] riscv: mm: Combine the SMP and non-SMP TLB flushing code Message-ID: <202309120901.kQtGm3L4-lkp@intel.com> References: <20230909201727.10909-8-samuel@sholland.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20230909201727.10909-8-samuel@sholland.org> X-Rspamd-Queue-Id: 2D87340014 X-Rspam-User: X-Rspamd-Server: rspam05 X-Stat-Signature: dir5s1eajphgg1kh8xwteeii4gngn8d1 X-HE-Tag: 1694484251-162962 X-HE-Meta: U2FsdGVkX1++APQkD3/s56/skxWiC9xGMv5ZdNjAZqvoyedeulR1oRUTPGeaEGPEDr6XSUx4ZEheu5aKV+aAo3xDd4pu+olgwXSr5BSeQI8bJokZJqU7FQgk2osf2VZZLVAf57ivvNdOk2ot8u2FeBSxxtX+bJM3HAUOUwuLJH8FQYVVojSXvtuFyDNVmMrZc8kXnbvVAQkQnCGq9p5Kndu7GJLViH523g1KpUJnRVmN7hqxdqcGWRbEj9fWMO0qLSM7a97qCP0dqYrMKuPA3ftqfQC5iFu/xaanAduG0KcuddlTNFFtmNxrPszpb4FNUgBbV4omyhpAzK/ehgpgA4OYItvfI3ePrjNx56Ql4jJpGiaH0rMtsxxKo+E8tJOo7Bha+iIJ157Eh47DXFJKzqrIpKm1CKDZxsS+dDbxjTqTUhruC3KRZz5PNdZjl3GKOpxD/ZcJlQI4/0Z+5ry1Z8bB050aEsO8Bv0ueRIXao/fkFcL7jku+NnVyV5nBHCARjU6WJk4UngprzYDkddKcJdRzyxKO9B46XwXgcOde8hw7UEx2QSTiCVGNvBXCk/UoT8yJQHCtn1Z2zLIHMdppYo4iCEJn1tK37Y+6U6NLnAuU0SGL6oTefgeecEm+tXPsO4Rnd31spH/laHmwyNc0uiBpCGmWpBiHUBXyPTm5Jf3dQs3kWCDB5CzW71pORFj+wULP2xApibmiJaDb7gy45kp6yx5tUCSplvUDGlPhFM0qM9PA5JdXWkP18F/kr77ounBtd4ATCmGYrfMXztvcFIHmapg1TAt+MzxVBE3xDGkTOVN3fP0S7rAgndSsEOIyyCoVijp5rDIpVX/EGlo2RgctzTy3JdzWGa/S40GPOiBpPAHh98IzBJ+F46Lz0devsssOObABIrPeyAXyCHMOxaU0LvKdDSKyBMEc1iLyZNTz8eaLJcmj7Quf7uWy4IFAFmM8z/rm2l4ZWOmYhD X6hWkdKu Wu6VE2ootH1Hkr/iLp2HwECXvczCVdaCfQkBvnVYtY7p1NHhRN5nmR7nVgnAYaiBhkkYuOHD0bj4gZmunomMmlB4q6VVGirA9O254Q6Bm6egxEaMqmR0T8dVkgRnJxo5+4u5Ox5pJ+MzINjvAHyRWfbmmdAyTJ6am5G82FOUdjU7Yd0+DhV/2REP+tEsJ2vVnYgGIonCmbB/G4DG6LFSw1R7iR8ZPl+yOUXzUAyqxJK2hQwQY+3v0GcFr8kb6lTJ4wijlysVpzSZKBUhyvi4Y7w3o+dY8H+j0EQNnSgfc2FOif5v1hlWkj5O041aCm2jFwU7qg4ZQUlfubgq0H7LekCOfVtQ3g6oDPXDliz/H+c5NGyFgubV//eKSP8yxTPwJArQz3UCKpEMft63kvMmKqalE0OU+jeN2cvB1l6MvgH5xwz0= X-Bogosity: Ham, tests=bogofilter, spamicity=0.000001, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: Hi Samuel, kernel test robot noticed the following build errors: [auto build test ERROR on linus/master] [also build test ERROR on v6.6-rc1 next-20230911] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/Samuel-Holland/riscv-Apply-SiFive-CIP-1200-workaround-to-single-ASID-sfence-vma/20230910-042028 base: linus/master patch link: https://lore.kernel.org/r/20230909201727.10909-8-samuel%40sholland.org patch subject: [PATCH 7/7] riscv: mm: Combine the SMP and non-SMP TLB flushing code config: riscv-nommu_k210_sdcard_defconfig (https://download.01.org/0day-ci/archive/20230912/202309120901.kQtGm3L4-lkp@intel.com/config) compiler: riscv64-linux-gcc (GCC) 13.2.0 reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20230912/202309120901.kQtGm3L4-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202309120901.kQtGm3L4-lkp@intel.com/ All errors (new ones prefixed by >>): In file included from arch/riscv/include/asm/pgtable.h:117, from include/linux/pgtable.h:6, from include/linux/mm.h:29, from arch/riscv/kernel/asm-offsets.c:10: arch/riscv/include/asm/tlbflush.h: In function 'flush_tlb_kernel_range': >> arch/riscv/include/asm/tlbflush.h:60:9: error: implicit declaration of function 'flush_tlb_all' [-Werror=implicit-function-declaration] 60 | flush_tlb_all(); | ^~~~~~~~~~~~~ cc1: some warnings being treated as errors make[3]: *** [scripts/Makefile.build:116: arch/riscv/kernel/asm-offsets.s] Error 1 make[3]: Target 'prepare' not remade because of errors. make[2]: *** [Makefile:1202: prepare0] Error 2 make[2]: Target 'prepare' not remade because of errors. make[1]: *** [Makefile:234: __sub-make] Error 2 make[1]: Target 'prepare' not remade because of errors. make: *** [Makefile:234: __sub-make] Error 2 make: Target 'prepare' not remade because of errors. vim +/flush_tlb_all +60 arch/riscv/include/asm/tlbflush.h fab957c11efe2f Palmer Dabbelt 2017-07-10 55 fab957c11efe2f Palmer Dabbelt 2017-07-10 56 /* Flush a range of kernel pages */ fab957c11efe2f Palmer Dabbelt 2017-07-10 57 static inline void flush_tlb_kernel_range(unsigned long start, fab957c11efe2f Palmer Dabbelt 2017-07-10 58 unsigned long end) fab957c11efe2f Palmer Dabbelt 2017-07-10 59 { fab957c11efe2f Palmer Dabbelt 2017-07-10 @60 flush_tlb_all(); fab957c11efe2f Palmer Dabbelt 2017-07-10 61 } fab957c11efe2f Palmer Dabbelt 2017-07-10 62 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki