From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5D653EE14C3 for ; Sat, 9 Sep 2023 23:03:03 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id 82B7C6B0121; Sat, 9 Sep 2023 19:03:02 -0400 (EDT) Received: by kanga.kvack.org (Postfix, from userid 40) id 7DB1B6B0122; Sat, 9 Sep 2023 19:03:02 -0400 (EDT) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 6A2D26B0123; Sat, 9 Sep 2023 19:03:02 -0400 (EDT) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0013.hostedemail.com [216.40.44.13]) by kanga.kvack.org (Postfix) with ESMTP id 5A4616B0121 for ; Sat, 9 Sep 2023 19:03:02 -0400 (EDT) Received: from smtpin02.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay01.hostedemail.com (Postfix) with ESMTP id 1F1D21C9F55 for ; Sat, 9 Sep 2023 23:03:02 +0000 (UTC) X-FDA: 81218586204.02.BB2725D Received: from mgamail.intel.com (mgamail.intel.com [134.134.136.126]) by imf03.hostedemail.com (Postfix) with ESMTP id 709DC2001A for ; Sat, 9 Sep 2023 23:02:59 +0000 (UTC) Authentication-Results: imf03.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=EDupi5uj; spf=pass (imf03.hostedemail.com: domain of lkp@intel.com designates 134.134.136.126 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1694300580; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type:content-transfer-encoding: in-reply-to:in-reply-to:references:references:dkim-signature; bh=loMHxnU9u7OyMxf3JIuUoj+sxlbR1ZuSjqanVdbF/JI=; b=B5Y4+bbl1KdONYH+Jx+ffKLXcuoulXjJfiLVi5abvRWWULr1YhYSrMljNCR3//bOp079fu jGnSugzCIQbncztUQjfUb99v6Ec0by+6OhYH9Wq+pLgpiEhvS5sVREtOtXAlJbkC/0VwIA X4ypwUYcqLtQcl5K204XQnvNv7NXiHI= ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1694300580; a=rsa-sha256; cv=none; b=ozhK3IF7HeSvX2q9YORQy8nmCvjE9wy01z1nv0C5hNN3vTFO8nrlzWNFmm49ZFrZvqfmMx 5Dsy7t+xjGl7/uwddQAyprnRW/mrvDYSTXM7HA43bQHQXmMyKAUpqo8NXbFQCV9OgRHIKN DUBqlAa5+3l1N0rGA9HwClZeK6Z/JRU= ARC-Authentication-Results: i=1; imf03.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=EDupi5uj; spf=pass (imf03.hostedemail.com: domain of lkp@intel.com designates 134.134.136.126 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1694300579; x=1725836579; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=kdYI3gLn+OXw5eJXQsX/kgg4km5uXqWEXPrQgDX6NVs=; b=EDupi5ujpd7HYDgYyyUr+tsX7tufzlhjfNp5IaHUFmcJzdMk0WJbOAMF NaY2+wnL9T4b0yLxGcHm5yTgN05o8UEH1tzcLKtL2HXP90r1vo4b/8na9 W232j4r+eaSiymjyza5jljbx0ROoJ0XM2hwxgNfvckqdKpuxxU3EPtGC5 Hfc+cFqm8J6bOgJqrTQ1B4OBKO/Hz+stkYXQObm9EQWrseDgpxnBMEN9d XQhmA6x9OxKCmBnLxtg8raRZJkHfUUYhxCG4v/aW9Hmp938jCfaE9kUVG qgpO+F30/1bX8OGaU9k4AmuqFUeBSfH8v1K3ztrpPW0ShhLk+YUYU2GxK w==; X-IronPort-AV: E=McAfee;i="6600,9927,10827"; a="362897873" X-IronPort-AV: E=Sophos;i="6.02,240,1688454000"; d="scan'208";a="362897873" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 09 Sep 2023 16:02:57 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10827"; a="736336319" X-IronPort-AV: E=Sophos;i="6.02,240,1688454000"; d="scan'208";a="736336319" Received: from lkp-server01.sh.intel.com (HELO 59b3c6e06877) ([10.239.97.150]) by orsmga007.jf.intel.com with ESMTP; 09 Sep 2023 16:02:55 -0700 Received: from kbuild by 59b3c6e06877 with local (Exim 4.96) (envelope-from ) id 1qf6yb-000424-0Z; Sat, 09 Sep 2023 23:02:53 +0000 Date: Sun, 10 Sep 2023 07:02:45 +0800 From: kernel test robot To: Samuel Holland , Palmer Dabbelt , Alexandre Ghiti , linux-riscv@lists.infradead.org Cc: oe-kbuild-all@lists.linux.dev, linux-mm@kvack.org, linux-kernel@vger.kernel.org, Samuel Holland Subject: Re: [PATCH 7/7] riscv: mm: Combine the SMP and non-SMP TLB flushing code Message-ID: <202309100639.tTr4BtGk-lkp@intel.com> References: <20230909201727.10909-8-samuel@sholland.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20230909201727.10909-8-samuel@sholland.org> X-Rspamd-Queue-Id: 709DC2001A X-Rspam-User: X-Stat-Signature: 5fgghsb6t99z3r5krbm7i9kc5zg5oguu X-Rspamd-Server: rspam03 X-HE-Tag: 1694300579-844781 X-HE-Meta: U2FsdGVkX1/4OQU8oo+o+8PcBJKaDS9rctIw8nS8SJPpeqLrglQeZOoyDZiiMYsyAB/wHKhWTxQPEGs1amm6fAUHvVMWtj0rZYk+5oIYZZzj+DcPWjcXlcVZOOpb74dAagMqw7uAqNp1ovLp6Q0cu8NfNjMLJU00UP05X0JeyfXhPRWx6QrQzQe4Eii5lAT7myYV++m7XKGgnNY1293tMNJQMcbxXQ7uJ61p8xozKXFkmM9hnGbZAzzCeIjJOaL1MzpJAXyIgTJcPxdlNlP8xPV3/w/OQ1Oz9FwVPmbN6av5Hzjpl24A0HtHTEIGLgoFJAvgfb2BYtB4skIBKsQFET0yWpsL3HpvMHqRwaTCKmlpbmHfvd2Z1i6p8hhO/csL7+J6wjr1ZCwbKLOJPHPx8sw6yya4byx3mSgCcGSiY/ByBKVffMorSGrnNNndUS+NsxhRjw+MVXMiJM1F2uOtN3gzPH4bigH5fuif2AzbKr8pi4eannzD+EoQanE2+fGfII9g/NeyL1uMeZBWUR1XHzwnbHlZ8nG8ro7792FgW7dPIFvbe2U88ADvmaJIpq7caZTBwz12EjLTmYRrqlazn9JM9XfNC82cZ1tNT9NliQdSkGbBrK0gYcW0p+d/R8MPbqXVHzfgB96LGmz5ssgd/YfsDhZSfowmwc0HFi5lO80SGJd/Po9j3DgOJlJWO1JXffhM1GEt5OGbJwzyKIEpZfLsvN/kIcMhbRT53DY7G0oRYs4OMg9zuH0T5g4f56UpIajkPRC+TfwElpzYvAzPau5aBDvPh82db52L8mOLxOEQaLoqsALIvMq6CN6qFFkB8YYWepCF1hPUR5U7sqBlWdrGLTRsyZhLC93JOVnyqWGnXRlsYi13Y7BcgQHnNeQLHR3ypkuWLeJtNnTu/d2ZNHRLezdKCLnuwQom0lxI0HXDoGhx00YW2RTyakXHYHhnQBfetTCXV0Lzqi0Ik0s XCZ/RUGT 5UyuvrlwfDe/o2H3D4beGtaA8cuonPaLr3xleZF3QUMF4U0Bro9AymzbguKQHztWYGXxTvjVknqDVt0VXuAO0a6Ajazx6wDmid1bEofOaTObk71LFapceNnliTceyvKe6f+9kdgT5TWXvpDRJM7rRns01puKuNRDnC5EdFkyq+uBQnxAqqKK/jioXmI8shrjZufkAhZ2pzMpqB05QlcdHoUV1jkut3BSZRQS4nOsvbU4USIEmxeIaNF36gtBSL8Ndwirlry5KslENwOOSuJvCqGvGRsBgx3wP6wdKh+aLgk26LU5HXptbxzNdOghZkqtLAc2bBIutLUb6zpF7LvhfL6VVbe+oF5yG+NlLIAMZsTdOPLKITqIHsfaPTMH0BJdMERfvliOZJaJS1cldYJAa57ia3W4FjkvT8HfTOL1YOBDoye4= X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: Hi Samuel, kernel test robot noticed the following build warnings: [auto build test WARNING on linus/master] [also build test WARNING on v6.5 next-20230908] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/Samuel-Holland/riscv-Apply-SiFive-CIP-1200-workaround-to-single-ASID-sfence-vma/20230910-042028 base: linus/master patch link: https://lore.kernel.org/r/20230909201727.10909-8-samuel%40sholland.org patch subject: [PATCH 7/7] riscv: mm: Combine the SMP and non-SMP TLB flushing code config: riscv-allnoconfig (https://download.01.org/0day-ci/archive/20230910/202309100639.tTr4BtGk-lkp@intel.com/config) compiler: riscv64-linux-gcc (GCC) 13.2.0 reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20230910/202309100639.tTr4BtGk-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202309100639.tTr4BtGk-lkp@intel.com/ All warnings (new ones prefixed by >>): arch/riscv/mm/tlbflush.c: In function '__flush_tlb_range': >> arch/riscv/mm/tlbflush.c:52:22: warning: variable 'cpuid' set but not used [-Wunused-but-set-variable] 52 | unsigned int cpuid; | ^~~~~ vim +/cpuid +52 arch/riscv/mm/tlbflush.c 18d2199d81054f Anup Patel 2023-03-28 46 18d2199d81054f Anup Patel 2023-03-28 47 static void __flush_tlb_range(struct mm_struct *mm, unsigned long start, c3b2d67046d236 Nanyong Sun 2021-04-30 48 unsigned long size, unsigned long stride) 95594cb40c6e01 Christoph Hellwig 2019-08-21 49 { ff15058bb4eb32 Samuel Holland 2023-09-09 50 unsigned long asid = cntx2asid(atomic_long_read(&mm->context.id)); 70c7605c08c597 Christoph Hellwig 2021-06-06 51 struct cpumask *cmask = mm_cpumask(mm); 31738ede9b339c Atish Patra 2019-08-22 @52 unsigned int cpuid; 95594cb40c6e01 Christoph Hellwig 2019-08-21 53 6384423f49c804 Atish Patra 2019-08-22 54 if (cpumask_empty(cmask)) 6384423f49c804 Atish Patra 2019-08-22 55 return; 6384423f49c804 Atish Patra 2019-08-22 56 31738ede9b339c Atish Patra 2019-08-22 57 cpuid = get_cpu(); 047bf3010ac2de Samuel Holland 2023-09-09 58 #ifdef CONFIG_SMP 3f1e782998cdf6 Guo Ren 2021-06-06 59 /* check if the tlbflush needs to be sent to other CPUs */ ff15058bb4eb32 Samuel Holland 2023-09-09 60 if (cpumask_any_but(cmask, cpuid) < nr_cpu_ids) { 18d2199d81054f Anup Patel 2023-03-28 61 if (riscv_use_ipi_for_rfence()) { 047bf3010ac2de Samuel Holland 2023-09-09 62 struct flush_tlb_range_data ftd; 047bf3010ac2de Samuel Holland 2023-09-09 63 18d2199d81054f Anup Patel 2023-03-28 64 ftd.asid = asid; 18d2199d81054f Anup Patel 2023-03-28 65 ftd.start = start; 18d2199d81054f Anup Patel 2023-03-28 66 ftd.size = size; 18d2199d81054f Anup Patel 2023-03-28 67 ftd.stride = stride; 18d2199d81054f Anup Patel 2023-03-28 68 on_each_cpu_mask(cmask, 18d2199d81054f Anup Patel 2023-03-28 69 __ipi_flush_tlb_range_asid, 18d2199d81054f Anup Patel 2023-03-28 70 &ftd, 1); 18d2199d81054f Anup Patel 2023-03-28 71 } else 18d2199d81054f Anup Patel 2023-03-28 72 sbi_remote_sfence_vma_asid(cmask, 18d2199d81054f Anup Patel 2023-03-28 73 start, size, asid); 18d2199d81054f Anup Patel 2023-03-28 74 } else 047bf3010ac2de Samuel Holland 2023-09-09 75 #endif ff15058bb4eb32 Samuel Holland 2023-09-09 76 local_flush_tlb_range_asid(start, size, stride, asid); 31738ede9b339c Atish Patra 2019-08-22 77 put_cpu(); 95594cb40c6e01 Christoph Hellwig 2019-08-21 78 } 95594cb40c6e01 Christoph Hellwig 2019-08-21 79 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki