From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id CCFA7C0015E for ; Mon, 24 Jul 2023 06:35:20 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id 50F8E6B0074; Mon, 24 Jul 2023 02:35:20 -0400 (EDT) Received: by kanga.kvack.org (Postfix, from userid 40) id 4C0538D0002; Mon, 24 Jul 2023 02:35:20 -0400 (EDT) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 388A96B0078; Mon, 24 Jul 2023 02:35:20 -0400 (EDT) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0013.hostedemail.com [216.40.44.13]) by kanga.kvack.org (Postfix) with ESMTP id 261026B0074 for ; Mon, 24 Jul 2023 02:35:20 -0400 (EDT) Received: from smtpin09.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay04.hostedemail.com (Postfix) with ESMTP id ECD661A0962 for ; Mon, 24 Jul 2023 06:35:19 +0000 (UTC) X-FDA: 81045543558.09.01840C3 Received: from mga05.intel.com (mga05.intel.com [192.55.52.43]) by imf01.hostedemail.com (Postfix) with ESMTP id 540CD40005 for ; Mon, 24 Jul 2023 06:35:16 +0000 (UTC) Authentication-Results: imf01.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=mcyY5EJt; dmarc=pass (policy=none) header.from=intel.com; spf=pass (imf01.hostedemail.com: domain of lkp@intel.com designates 192.55.52.43 as permitted sender) smtp.mailfrom=lkp@intel.com ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1690180518; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type:content-transfer-encoding:in-reply-to: references:dkim-signature; bh=rXFuxoR9p5uNfubmlZ9hx6eV8yDGs7z0awkFqCWwpjs=; b=Hu60i/ecVk/Wnxl9vJu3JsktbBT4vPY8icMwqLdNnSY+GA4a0jfbITTLBAihthp44DT8M4 j392DeG1psAmYrG4KHngnFvVk8dEyH+OaXqpvRwu3/g0m/gA0+mJ7dStoZYMa2E9JYGVTG RgupKKWKMxKjxN0IQ40AyUiNBKJYJ0k= ARC-Authentication-Results: i=1; imf01.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=mcyY5EJt; dmarc=pass (policy=none) header.from=intel.com; spf=pass (imf01.hostedemail.com: domain of lkp@intel.com designates 192.55.52.43 as permitted sender) smtp.mailfrom=lkp@intel.com ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1690180518; a=rsa-sha256; cv=none; b=PDik0joRwIOAuIGBj9/bYqbzBvXIuCW80nasiL+2fj0jMn2IitLOd1J+BisNWgG6iqfBvm SmqrJmLW4N6kItluwwd0OTDYfX9SIrcn1MYCNYJsWag2ayK2nFcUBJG45hBKKN247sLtOu CeA5xIRSTofhXlUVVMLQNEnvfOL854w= DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1690180517; x=1721716517; h=date:from:to:cc:subject:message-id:mime-version; bh=m+qPwukwbEwzqIAHO31dbaDqx+rqciqUMTapTUFZYko=; b=mcyY5EJtHjWaTXz7W7SapHds68X3fAhwbTwl5/to76awu0Jh2b6tk3Bj UCfRX5AF7AIpAQxh4Mu8f9O+C9PM3Jf1kpWZBjvcK3cITtd8rEvH6DmBB oSvSIR0P4v313gKyS4J1zCamMl0uX2k1Kwjnzb2oQZQCvwg1nLLcvyzUz 4FyhhEgAP1Y9sh2/qbNOZpUFxLkHtRdgrmWNpCKPsyamlu+QhxuuF3439 918VdTOYzuPu4qtY4om1LJslqdWgsnzW+Hs3opPNMbpGrO3cgRmcEJ22l 28kM78cNe8bvYdpiOHDQcX4uuvve0HZzeKynvHHLXdgTPCcF6lMj+lafK A==; X-IronPort-AV: E=McAfee;i="6600,9927,10780"; a="453738321" X-IronPort-AV: E=Sophos;i="6.01,228,1684825200"; d="scan'208";a="453738321" Received: from fmsmga007.fm.intel.com ([10.253.24.52]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 23 Jul 2023 23:35:03 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10780"; a="728799044" X-IronPort-AV: E=Sophos;i="6.01,228,1684825200"; d="scan'208";a="728799044" Received: from lkp-server02.sh.intel.com (HELO 36946fcf73d7) ([10.239.97.151]) by fmsmga007.fm.intel.com with ESMTP; 23 Jul 2023 23:34:58 -0700 Received: from kbuild by 36946fcf73d7 with local (Exim 4.96) (envelope-from ) id 1qNp9h-0009Xv-1b; Mon, 24 Jul 2023 06:34:54 +0000 Date: Mon, 24 Jul 2023 14:34:25 +0800 From: kernel test robot To: Kees Cook Cc: oe-kbuild-all@lists.linux.dev, Greg Kroah-Hartman , Andrew Morton , Linux Memory Management List Subject: [stable:linux-4.19.y 593/9999] arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc t4,sstatus,2', extension `zicsr' required Message-ID: <202307241458.eJAjP2ul-lkp@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline X-Rspam-User: X-Stat-Signature: e36fbdch98cbj5xxnf74tbqbrtrraf3o X-Rspamd-Server: rspam07 X-Rspamd-Queue-Id: 540CD40005 X-HE-Tag: 1690180516-876337 X-HE-Meta: U2FsdGVkX1/l0jel5xR8Y9JI+8u6K9oJMIXsxlubuTUSsqlC736WpzRu8sb/buEpQSCxU8pF9Dmbp8NUae+SPjH795M+43z29ReHkLrG9K3TdahEleaAwmTZixRXc61M6qCSEqJa69FrOUlZEEM0n4w+0pBpp9WAjTcmYp15rKdK7L5ks3VB4MId32dvS3Xa8ALk02DsyOemAN64iKTIYciOYdrxP1EsL/6sUHIl/t6vY7JJV5yfDf5wVO7jfuJftMk3/MhMSNc7v/nW0Js+hD46cWQCneYxHlvH1xJWHgZvkoEE7u1zToQIiPsA6KO8nm6yECuaMSwoMpLDRUqwhxcmca0uBmBfpfvqZTHexSNEb/xH0HPe/mLqto6GVcqogXWPJaIQ0ER8xtTjyBfk2MTpcIqI23Egm4rZL/ukRhV29qTvhVbur67BYxnWfpEf0yBmXgpMBAf/0+5SfvyD9KARH3JDbo1Wy6NUhJSchmC99SOc/8exZ6f5Z1dqjdHSo5Bdlp2OPePNjw5+QoOf4SNL4xdYgJdBX3gaOTR2I1GECRx8xPaMQyGhIa5MH+qRfIdDaqKev9BfyB8OxpQlxoKTx7kCGmlcJG7bq7H6PBnG1Y0KTJ0dRhLB/Z1aT2xOgjL8CR5QGGdyKrKHf5XQgxQKj1gWh251RriYALdbAUUDZ3HBc6R3IM8CKDEsiiFzmMwlJN8Zi5TTx+viZlEOPwDJZIofNytVOISzV5c8SQONGNa4Bvv+oxihznjx3fsjidzpQmUFIUgn9UDeVEJY467SWwdHyH/dWSYL8LtcKZRXg8J6E/GUZiyGzcsW/SNlSr4sXOhaAHZjp+UJHMyf3VvLsO/5aKQIh8gvBDdbdwuEL+ssgV7tMCfUDvQlamHOeUCPqFe4CEr3UTeN4S2WgeVaOvs3JAMSrkEDHxYxTfEUsj6WVZVNMr6mWhirl6AE1m21WEwGwQ/3IRVEcm9 5GG42lur QOajhr0/h7gOs/dWCbgcVOpWxWvX3JCQ/bolG/rBGAs76T23tbvZA39BqdoWQopEroX6yztJk0js9PVE2aEIvoITlcNvhUMpepXT3SHSG55uaOvdvmRuuAaiMAEdiGhHqb2fFNgpHKnP07MISro0jXGJuOzbChYvVop7nvb6YtidMeEGDFKHaJEN2DsAvOyow0ZugoMF7IP7qJXDKFS98BfXG5F6S5hfO41k6Bi+WvHkKWiAsEcF01fU2h7mvkFVlrnbZdmbJ1mlTk1Wp2aZf0xnCR/zI743+VTu5pCjD45Nha7UqL9E/e5IpHMAfScrYmNUB5RWCzB61/2J2w/Bynr8WSfwj6NTMm9SOd3hrdbIw/Ys= X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: tree: https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux-stable.git linux-4.19.y head: 94bffc1044d871e2ec89b2621e9a384355832988 commit: 9ee0e501f8041151d3917b0c752ed783945cbf78 [593/9999] slub: improve bit diffusion for freelist ptr obfuscation config: riscv-randconfig-r024-20230724 (https://download.01.org/0day-ci/archive/20230724/202307241458.eJAjP2ul-lkp@intel.com/config) compiler: riscv64-linux-gcc (GCC) 12.3.0 reproduce: (https://download.01.org/0day-ci/archive/20230724/202307241458.eJAjP2ul-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202307241458.eJAjP2ul-lkp@intel.com/ All errors (new ones prefixed by >>): arch/riscv/include/asm/irqflags.h: Assembler messages: arch/riscv/include/asm/irqflags.h:30: Error: unrecognized opcode `csrs sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:36: Error: unrecognized opcode `csrc sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc s3,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,s3', extension `zicsr' required arch/riscv/include/asm/irqflags.h:36: Error: unrecognized opcode `csrc sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc s4,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,s4', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a2,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a1', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc s7,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,s7', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a1', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc s1,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,s1', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc s3,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,s3', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a2,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a2,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a2,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc s7,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,s7', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a2,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc s8,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,s8', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a1,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a1', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a1', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a1', extension `zicsr' required >> arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc t4,sstatus,2', extension `zicsr' required >> arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,t4', extension `zicsr' required >> arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,t4', extension `zicsr' required >> arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,t4', extension `zicsr' required arch/riscv/include/asm/irqflags.h:36: Error: unrecognized opcode `csrc sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:30: Error: unrecognized opcode `csrs sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:30: Error: unrecognized opcode `csrs sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a2,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc s8,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,s8', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a1,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a1', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a1', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a1', extension `zicsr' required arch/riscv/include/asm/irqflags.h:24: Error: unrecognized opcode `csrr a5,sstatus', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a2,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc s8,sstatus,2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,s8', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a2', extension `zicsr' required vim +42 arch/riscv/include/asm/irqflags.h 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 38 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 39 /* get status and disable interrupts */ 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 40 static inline unsigned long arch_local_irq_save(void) 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 41 { 1125203c13b9da3 Christoph Hellwig 2018-01-04 @42 return csr_read_clear(sstatus, SR_SIE); 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 43 } 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 44 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 45 /* test flags */ 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 46 static inline int arch_irqs_disabled_flags(unsigned long flags) 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 47 { 1125203c13b9da3 Christoph Hellwig 2018-01-04 48 return !(flags & SR_SIE); 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 49 } 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 50 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 51 /* test hardware interrupt enable bit */ 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 52 static inline int arch_irqs_disabled(void) 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 53 { 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 54 return arch_irqs_disabled_flags(arch_local_save_flags()); 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 55 } 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 56 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 57 /* set interrupt enabled status */ 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 58 static inline void arch_local_irq_restore(unsigned long flags) 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 59 { 1125203c13b9da3 Christoph Hellwig 2018-01-04 @60 csr_set(sstatus, flags & SR_SIE); 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 61 } 6d60b6ee0c9777b Palmer Dabbelt 2017-07-10 62 :::::: The code at line 42 was first introduced by commit :::::: 1125203c13b9da32125e171b4bd75e93d4918ddd riscv: rename SR_* constants to match the spec :::::: TO: Christoph Hellwig :::::: CC: Palmer Dabbelt -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki