From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7A799C54EAA for ; Mon, 30 Jan 2023 22:49:29 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id B72926B0072; Mon, 30 Jan 2023 17:49:28 -0500 (EST) Received: by kanga.kvack.org (Postfix, from userid 40) id AFB686B0073; Mon, 30 Jan 2023 17:49:28 -0500 (EST) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 975376B0074; Mon, 30 Jan 2023 17:49:28 -0500 (EST) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0016.hostedemail.com [216.40.44.16]) by kanga.kvack.org (Postfix) with ESMTP id 831396B0072 for ; Mon, 30 Jan 2023 17:49:28 -0500 (EST) Received: from smtpin03.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay05.hostedemail.com (Postfix) with ESMTP id 554BB40919 for ; Mon, 30 Jan 2023 22:49:28 +0000 (UTC) X-FDA: 80412958416.03.B154B80 Received: from mga07.intel.com (mga07.intel.com [134.134.136.100]) by imf19.hostedemail.com (Postfix) with ESMTP id 192111A000F for ; Mon, 30 Jan 2023 22:49:25 +0000 (UTC) Authentication-Results: imf19.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b="Pd/fxwe1"; spf=pass (imf19.hostedemail.com: domain of lkp@intel.com designates 134.134.136.100 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1675118966; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type:content-transfer-encoding:in-reply-to: references:dkim-signature; bh=rNgvDmtDrIQcXc8JSH09HeFnrb202jFX9ZMpjTDs0y8=; b=lwd7qcoQ61WuMUmKREwkX7+p9LuIGDUjVca686yY/Pck/aJ7SnvdrPIvp4iUVYx0KvceER Afq821buqCzR/4nYKyiC1PbFDCAr+Y0B4heI/yF+G5vdihopGK0/Xj0NUGWRBRPRu1o+QC W4xE0NlycOqs8j39SBPJZzLfWpQ4nuE= ARC-Authentication-Results: i=1; imf19.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b="Pd/fxwe1"; spf=pass (imf19.hostedemail.com: domain of lkp@intel.com designates 134.134.136.100 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1675118966; a=rsa-sha256; cv=none; b=JqZEgQQR8FHgKLRYHbR9etIadvXB7+euVBSivfNPO+P1KHUnIZMnlGSMdbbBHHJKgnQmJd SCxFlA2qHIwkMZTih8pGBHc4QrrMJ27/Z6cqTLyprkW+y7lQOZ1C7nrelL1vgRWyIgbRcy TP40sYLnNgk5ehaDlpWxBRzNME+z5wg= DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1675118966; x=1706654966; h=date:from:to:cc:subject:message-id:mime-version; bh=PO5YWlUBNRXNOdNebHtvXGtYmOSzMJZi7HPdSWEJ6VU=; b=Pd/fxwe1FteVhBCuztDDu2JD1M5MMJ5kPxwSv/dIcwOA+fxwRJvwHb4D nkt64dJL9/wKmkuMe2hMK0kL4idDX9r0HRJIEGIKClPa7Eo102x6YBmbK PJrFyHhlQ72qk+iTGcWieR98rMirHSgDwhHGBZskAVVZ9jhYLcVCICxiJ OqfhZLYjGC0tNiABedpQdKaKc16plZIytIDomvH5crgkBV1XzXbxoHDmV K/ZCCCHnwumlUMAn0P9PZ6TvBeSALRMwdLhcRp/bEE8KHxiMWRPSGi1mK xl73sYoK1jnq8Aj2qTXt6eR+dxMlU4PpXgp+Ig7gGNuonDFmd1fIETpTm w==; X-IronPort-AV: E=McAfee;i="6500,9779,10606"; a="392242291" X-IronPort-AV: E=Sophos;i="5.97,259,1669104000"; d="scan'208";a="392242291" Received: from orsmga006.jf.intel.com ([10.7.209.51]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 30 Jan 2023 14:49:24 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10606"; a="641734714" X-IronPort-AV: E=Sophos;i="5.97,259,1669104000"; d="scan'208";a="641734714" Received: from lkp-server01.sh.intel.com (HELO ffa7f14d1d0f) ([10.239.97.150]) by orsmga006.jf.intel.com with ESMTP; 30 Jan 2023 14:49:22 -0800 Received: from kbuild by ffa7f14d1d0f with local (Exim 4.96) (envelope-from ) id 1pMcxl-0003wk-2p; Mon, 30 Jan 2023 22:49:21 +0000 Date: Tue, 31 Jan 2023 06:48:38 +0800 From: kernel test robot To: Rob Clark Cc: oe-kbuild-all@lists.linux.dev, Linux Memory Management List , Chia-I Wu Subject: [linux-next:master 4150/9183] drivers/gpu/drm/msm/msm_drv.h:238:45: error: field 'gpu_devfreq_config' has incomplete type Message-ID: <202301310656.JGI6Knv3-lkp@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline X-Rspamd-Server: rspam07 X-Rspamd-Queue-Id: 192111A000F X-Rspam-User: X-Stat-Signature: npunminwss74ymw4pbfkrh8cpi7wz55q X-HE-Tag: 1675118965-741052 X-HE-Meta: U2FsdGVkX19AW5m1XDWPnqUTnrdatP5Xh0Nuzw/jtf6lxfgrgzwOkisE3lmUi0lacKO7886BM8BhQRAJusDC28kuoOSsophhIYf35aLoztAA4lh+UKt2Mh7z4U+lOaDIABCsGVajdE1w40g7jukUnNf4YGLfAAyEsYXgDjA25knSVWe/FIY11Wtbh41FR2/c+yz+jP7OZj4D2ajoFxudtzwM1r1Pq8Uob/qXSAEFRa4Bu0keZTy8H+Jn3bImQRWEhlSXlLpGps5MXkKA0eE+zf3UeRCIKrmxawHYMSqFTmoeSwo3keiQcgQ411aQJPqXw3YXzZcyVk07lGnOTQogDfe7hL6W6uWw63/admve4IMK1GW1yjRQYew4KD2cFF6lIaoiojtJuFYpEe+gxe60/ynKX/W0dTSuJioGZANelCiAMR7BkyV6cvWVPvTCfUdS5Yr98k0KX+Dyj4IqNT1tbIXveYp/8uCj1Tnh6zIVloN21FRwiNlbBiynEEzfiJiHInrhhoPgvccxA4Tc9sehSZzB+YXLVn3aB9CiMtzLqsIGKIn6m8Tx6yGgMm3150r1xzwLzkTDiwOBxOVomFHuuku0czSHZ5dAApTXGiARaUkX+5SEP6MYukbMCzrxoBap4z0VJuxIhEPhq1gcHveUC71jWZ9IAVIXArrODk/zqW6qkh681fKiH83yRcjoM8MMhc3+FO9Z02ZKOURlQdMffMsspdrmqODho4C/dE7Lt7mGaWJDlcKQdgy+ZMv/6h0Xc+tnnLivoO6IKI3QAb9slnf3TElVWfau482wdVpABcTvyqPpW5YYkxtCUYqnNOAQH846ZhnTNi9u1/nP9NqpI4IF3r3Hu49OF0Ceu26rCQ1IDiOjed8c62rHws858yOK41JfYE8WpHYGJxJ8DsfhvagGr6OQn5Ynnvnuk17K6kbq+3BXEg4GVJ106nWAqqZHISuNTWb02r9jYFk6EPh G5shVrqB y1GPLdboXihwe1q+Y/oREZLmozFJuO2M1v8FkcAP9/cRVvmKGhAMxMilYwLDCSaFNqYaw6m+QepoJSvZ9hgnQQx8mepdwEitSfFdI/zaRoNZjMHsqSm1JEfqHAXpTDn5iBKvcgpv3OHe+Jz3tubnnsagaEy4TE69GHevlELhT4MpaHIRFZLhMV8eZQ1uGPdH+HKDrXqt72BHtF8eCEVwYvLsoN9tR0+M5sA1sRY3s5WLUOk8oDXmlAM9dGBrVdQg6VtzU/jpcdMUhBpSkTdpC9GK7pKWhctLNceqihGdbyU8x/8TlzMQsWekvL1xEEsxOmAT7kk2HYlJZOA9KmJV1LMJJVkK3Vpee/EqoI+7w5hnwQMxmcwfSK61NfJygFSPDGxWC0DYU56W3x3w= X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: Hi Rob, FYI, the error/warning still remains. tree: https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git master head: ae0c77e1bc6963c67c6c09e8c72959fcb1ed8d5f commit: 6563f60f14cbb3dcbdc4e1d8469fc0fbaaa80544 [4150/9183] drm/msm/gpu: Add devfreq tuning debugfs config: loongarch-randconfig-r021-20230130 (https://download.01.org/0day-ci/archive/20230131/202301310656.JGI6Knv3-lkp@intel.com/config) compiler: loongarch64-linux-gcc (GCC) 12.1.0 reproduce (this is a W=1 build): wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross chmod +x ~/bin/make.cross # https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/?id=6563f60f14cbb3dcbdc4e1d8469fc0fbaaa80544 git remote add linux-next https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git git fetch --no-tags linux-next master git checkout 6563f60f14cbb3dcbdc4e1d8469fc0fbaaa80544 # save the config file mkdir build_dir && cp config build_dir/.config COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-12.1.0 make.cross W=1 O=build_dir ARCH=loongarch olddefconfig COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-12.1.0 make.cross W=1 O=build_dir ARCH=loongarch SHELL=/bin/bash drivers/gpu/ If you fix the issue, kindly add following tag where applicable | Reported-by: kernel test robot All errors (new ones prefixed by >>): In file included from drivers/gpu/drm/msm/disp/dpu1/dpu_kms.h:15, from drivers/gpu/drm/msm/disp/dpu1/dpu_core_irq.h:8, from drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c:9: >> drivers/gpu/drm/msm/msm_drv.h:238:45: error: field 'gpu_devfreq_config' has incomplete type 238 | struct devfreq_simple_ondemand_data gpu_devfreq_config; | ^~~~~~~~~~~~~~~~~~ Kconfig warnings: (for reference only) WARNING: unmet direct dependencies detected for DEVFREQ_GOV_SIMPLE_ONDEMAND Depends on [n]: PM_DEVFREQ [=n] Selected by [m]: - DRM_MSM [=m] && HAS_IOMEM [=y] && DRM [=m] && (ARCH_QCOM || SOC_IMX5 || COMPILE_TEST [=y]) && COMMON_CLK [=y] && IOMMU_SUPPORT [=y] && (QCOM_OCMEM [=n] || QCOM_OCMEM [=n]=n) && (QCOM_LLCC [=n] || QCOM_LLCC [=n]=n) && (QCOM_COMMAND_DB [=n] || QCOM_COMMAND_DB [=n]=n) vim +/gpu_devfreq_config +238 drivers/gpu/drm/msm/msm_drv.h 107 108 struct drm_device *dev; 109 110 struct msm_kms *kms; 111 int (*kms_init)(struct drm_device *dev); 112 113 /* subordinate devices, if present: */ 114 struct platform_device *gpu_pdev; 115 116 /* possibly this should be in the kms component, but it is 117 * shared by both mdp4 and mdp5.. 118 */ 119 struct hdmi *hdmi; 120 121 /* DSI is shared by mdp4 and mdp5 */ 122 struct msm_dsi *dsi[2]; 123 124 struct msm_dp *dp[MSM_DP_CONTROLLER_COUNT]; 125 126 /* when we have more than one 'msm_gpu' these need to be an array: */ 127 struct msm_gpu *gpu; 128 129 /* gpu is only set on open(), but we need this info earlier */ 130 bool is_a2xx; 131 bool has_cached_coherent; 132 133 struct drm_fb_helper *fbdev; 134 135 struct msm_rd_state *rd; /* debugfs to dump all submits */ 136 struct msm_rd_state *hangrd; /* debugfs to dump hanging submits */ 137 struct msm_perf_state *perf; 138 139 /** 140 * List of all GEM objects (mainly for debugfs, protected by obj_lock 141 * (acquire before per GEM object lock) 142 */ 143 struct list_head objects; 144 struct mutex obj_lock; 145 146 /** 147 * lru: 148 * 149 * The various LRU's that a GEM object is in at various stages of 150 * it's lifetime. Objects start out in the unbacked LRU. When 151 * pinned (for scannout or permanently mapped GPU buffers, like 152 * ringbuffer, memptr, fw, etc) it moves to the pinned LRU. When 153 * unpinned, it moves into willneed or dontneed LRU depending on 154 * madvise state. When backing pages are evicted (willneed) or 155 * purged (dontneed) it moves back into the unbacked LRU. 156 * 157 * The dontneed LRU is considered by the shrinker for objects 158 * that are candidate for purging, and the willneed LRU is 159 * considered for objects that could be evicted. 160 */ 161 struct { 162 /** 163 * unbacked: 164 * 165 * The LRU for GEM objects without backing pages allocated. 166 * This mostly exists so that objects are always is one 167 * LRU. 168 */ 169 struct drm_gem_lru unbacked; 170 171 /** 172 * pinned: 173 * 174 * The LRU for pinned GEM objects 175 */ 176 struct drm_gem_lru pinned; 177 178 /** 179 * willneed: 180 * 181 * The LRU for unpinned GEM objects which are in madvise 182 * WILLNEED state (ie. can be evicted) 183 */ 184 struct drm_gem_lru willneed; 185 186 /** 187 * dontneed: 188 * 189 * The LRU for unpinned GEM objects which are in madvise 190 * DONTNEED state (ie. can be purged) 191 */ 192 struct drm_gem_lru dontneed; 193 194 /** 195 * lock: 196 * 197 * Protects manipulation of all of the LRUs. 198 */ 199 struct mutex lock; 200 } lru; 201 202 struct workqueue_struct *wq; 203 204 unsigned int num_crtcs; 205 struct drm_crtc *crtcs[MAX_CRTCS]; 206 207 struct msm_drm_thread event_thread[MAX_CRTCS]; 208 209 unsigned int num_bridges; 210 struct drm_bridge *bridges[MAX_BRIDGES]; 211 212 /* VRAM carveout, used when no IOMMU: */ 213 struct { 214 unsigned long size; 215 dma_addr_t paddr; 216 /* NOTE: mm managed at the page level, size is in # of pages 217 * and position mm_node->start is in # of pages: 218 */ 219 struct drm_mm mm; 220 spinlock_t lock; /* Protects drm_mm node allocation/removal */ 221 } vram; 222 223 struct notifier_block vmap_notifier; 224 struct shrinker shrinker; 225 226 struct drm_atomic_state *pm_state; 227 228 /** 229 * hangcheck_period: For hang detection, in ms 230 * 231 * Note that in practice, a submit/job will get at least two hangcheck 232 * periods, due to checking for progress being implemented as simply 233 * "have the CP position registers changed since last time?" 234 */ 235 unsigned int hangcheck_period; 236 237 /** gpu_devfreq_config: Devfreq tuning config for the GPU. */ > 238 struct devfreq_simple_ondemand_data gpu_devfreq_config; 239 240 /** 241 * gpu_clamp_to_idle: Enable clamping to idle freq when inactive 242 */ 243 bool gpu_clamp_to_idle; 244 245 /** 246 * disable_err_irq: 247 * 248 * Disable handling of GPU hw error interrupts, to force fallback to 249 * sw hangcheck timer. Written (via debugfs) by igt tests to test 250 * the sw hangcheck mechanism. 251 */ 252 bool disable_err_irq; 253 }; 254 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests