From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D31A0C433F5 for ; Tue, 12 Oct 2021 17:13:31 +0000 (UTC) Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by mail.kernel.org (Postfix) with ESMTP id 74A1761076 for ; Tue, 12 Oct 2021 17:13:31 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 74A1761076 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=amd.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=kvack.org Received: by kanga.kvack.org (Postfix) id BC05F90000F; Tue, 12 Oct 2021 13:13:13 -0400 (EDT) Received: by kanga.kvack.org (Postfix, from userid 40) id B70DB900005; Tue, 12 Oct 2021 13:13:13 -0400 (EDT) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id A0F5A90000F; Tue, 12 Oct 2021 13:13:13 -0400 (EDT) X-Delivered-To: linux-mm@kvack.org Received: from forelay.hostedemail.com (smtprelay0241.hostedemail.com [216.40.44.241]) by kanga.kvack.org (Postfix) with ESMTP id 87F47900005 for ; Tue, 12 Oct 2021 13:13:13 -0400 (EDT) Received: from smtpin02.hostedemail.com (10.5.19.251.rfc1918.com [10.5.19.251]) by forelay02.hostedemail.com (Postfix) with ESMTP id 45D462A016 for ; Tue, 12 Oct 2021 17:13:13 +0000 (UTC) X-FDA: 78688431066.02.69F2D18 Received: from NAM12-BN8-obe.outbound.protection.outlook.com (mail-bn8nam12on2061.outbound.protection.outlook.com [40.107.237.61]) by imf11.hostedemail.com (Postfix) with ESMTP id B962AF0000A1 for ; Tue, 12 Oct 2021 17:13:12 +0000 (UTC) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=JBr3PTy2iWQRBXbM+7OOl+T15P1U+n6qoc2K+wcwjIiY8ZynzOlH9cK0xu2ouzEreeZX5u9z3sZFXXeOaHxLIXaQNeusPcILo47yvKha/4J1C1zTssMVFjO1g02TeNV/ZUJ4WMtve9nsSO+l9+0N5RCzNWrDVSQF1FMzALmaezvE3yu0en+e+PNxW0B8HUwSWD8EA9TpFRqqHJO2iATjvQiu4zIfrPHMoSQtlG2Qmk3Lx3FfTx/eTHaZJ4Fy6lKyMe1JEvqJWHeL8DzxX977h3B90BBFytJHSIErVtPjizQ4VOrp3PKX4ES6KvPX/0UzZN+TFg8McpI2fxuxsS/3mA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=iamvFjgRjIMJB2I8jh9CLmBei2xz89JvGnkoZQXu/y8=; b=bXD+0aguYWgI3p6mGF+yxlMkj7isbLaHG3P4Nn0qoZNw6zrMIUe1WVQBaDpprl7h38ZjLrgbbQJ2mg+kus8qWEcuSOaNkKGU+byr6ghzRpmRAZcka73R6r9z1iEFDg/aEqeGmQmSOCNASy9ffDdltuUTpbyD4WsrDNQK0romIjzY0xwDY9tgBAHxyfEfWGKEiJa/0V42g+D0aXkXcICeDza9glM1FAu8qqq96UhrpT+Rt/RI16XW8lsBEQwrMzB/IgwhhPNeu/DMjHKr2Pbvh+QQ11t/deP/hRfafxWoZ7B2kws2xstRYBKxY9wxZ/gk+nZ1Qvb1HzHhT5QkPGhFmg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=linux-foundation.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=iamvFjgRjIMJB2I8jh9CLmBei2xz89JvGnkoZQXu/y8=; b=FYgeq99m8DVnSrxEqyStM2vjzUmmHTK8EHdT45fedBGZ8/czBENIM5w3KWcUZccfFX3a3WexY8BdOP6zhrmTt9F42+GSE4B/QUeobwpOOr0mJSErII4iB86rFY6wK9ulw+SKEGl+gUDiX71XgAWIPo24mAe8RqyXkzT7tPMSNq4= Received: from MW4PR04CA0276.namprd04.prod.outlook.com (2603:10b6:303:89::11) by DM6PR12MB4266.namprd12.prod.outlook.com (2603:10b6:5:21a::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4587.20; Tue, 12 Oct 2021 17:13:08 +0000 Received: from CO1NAM11FT005.eop-nam11.prod.protection.outlook.com (2603:10b6:303:89:cafe::14) by MW4PR04CA0276.outlook.office365.com (2603:10b6:303:89::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4587.19 via Frontend Transport; Tue, 12 Oct 2021 17:13:08 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; linux-foundation.org; dkim=none (message not signed) header.d=none;linux-foundation.org; dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; Received: from SATLEXMB04.amd.com (165.204.84.17) by CO1NAM11FT005.mail.protection.outlook.com (10.13.174.147) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.4587.18 via Frontend Transport; Tue, 12 Oct 2021 17:13:08 +0000 Received: from alex-MS-7B09.amd.com (10.180.168.240) by SATLEXMB04.amd.com (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2308.8; Tue, 12 Oct 2021 12:13:05 -0500 From: Alex Sierra To: , , , , , CC: , , , , , Subject: [PATCH v1 11/12] tools: update hmm-test to support device coherent type Date: Tue, 12 Oct 2021 12:12:46 -0500 Message-ID: <20211012171247.2861-12-alex.sierra@amd.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211012171247.2861-1-alex.sierra@amd.com> References: <20211012171247.2861-1-alex.sierra@amd.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.180.168.240] X-ClientProxiedBy: SATLEXMB03.amd.com (10.181.40.144) To SATLEXMB04.amd.com (10.181.40.145) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 4d74ac4b-2c88-41e9-c1d8-08d98da38ffa X-MS-TrafficTypeDiagnostic: DM6PR12MB4266: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:5797; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: pKz/4+p+mEMWWie870AMayz4cI1RTtDSFVbDFgm+T5J+mfwQ6If0OgoDMyTIvsF/X23I6vXmQFJbT+IyY323YKF+MdR29CzSA6/A/ZyebYbI2wuOz/VNzuNlvrvsq2yuuEh281SowlUSu55/t4dUTRO8tgKOR3RU8awrITBmRIzKJROxvK7v/MZRmsXPmmwRC+u0nfHut6lDw5+vMlIeucAOAOyrajMMk+SklFDpCChceX4OsLQQWgByWTdZPXE9VUg3YRKTYzlg/TiQikosLqJ2xf5diLnmkjU9xAsjpdlvTxrSH1/VrqWgOqXOy5LJ8aAqGO5XmDMPfZzlFGy6Ri5vITr/J1ES2BLNgCDl9LBVeSW8b2pSwdnXZrCJKP2hhHzTgF5TsOe6AHNR+2lyaIk4fAkOHteIOABHS053r3iwutXSMaJRxJouJLpUMfb0LtkTH/ubZ814hG4gA9pRYly2mGyG/7Rgpm0mip+tAxuedAebcGHz0atpf7H0IrkoTkM82AW5X4Bb5MKIxOTtfKZb2k2slN0VMFyUbFfzMoQ7Gj6pJbnNkoTYnBN6TY8VVyUHmLr6hhxheYzBLa6jDmNOOM+FveH2rXZpHTTCPlenNdwZhhFpFrs4axalDONW/eV+LB+gxPwTsIg3ip5MCVW94hJdRq6VLwMoHWeMpjuMGDD/e0c+5FC/f3vCpSEujnwtdRRu6eFNb+i5fJdcBe1gCp8h7iRExHOG7Dr0FFY= X-Forefront-Antispam-Report: CIP:165.204.84.17;CTRY:US;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:SATLEXMB04.amd.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(4636009)(46966006)(36840700001)(16526019)(316002)(186003)(6666004)(356005)(36756003)(81166007)(83380400001)(8676002)(8936002)(2906002)(36860700001)(7696005)(4326008)(336012)(47076005)(2616005)(82310400003)(5660300002)(426003)(86362001)(70586007)(110136005)(26005)(1076003)(7416002)(70206006)(54906003)(44832011)(15650500001)(508600001)(36900700001);DIR:OUT;SFP:1101; X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Oct 2021 17:13:08.2628 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 4d74ac4b-2c88-41e9-c1d8-08d98da38ffa X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.17];Helo=[SATLEXMB04.amd.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT005.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4266 X-Rspamd-Server: rspam05 X-Rspamd-Queue-Id: B962AF0000A1 X-Stat-Signature: kg8azs17f7sn6ytizkyi3feebz1mcot4 Authentication-Results: imf11.hostedemail.com; dkim=pass header.d=amd.com header.s=selector1 header.b=FYgeq99m; dmarc=pass (policy=quarantine) header.from=amd.com; spf=pass (imf11.hostedemail.com: domain of Alex.Sierra@amd.com designates 40.107.237.61 as permitted sender) smtp.mailfrom=Alex.Sierra@amd.com X-HE-Tag: 1634058792-462156 Content-Transfer-Encoding: quoted-printable X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: Test cases such as migrate_fault and migrate_multiple, were modified to explicit migrate from device to sys memory without the need of page faults, when using device coherent type. Snapshot test case updated to read memory device type first and based on that, get the proper returned results migrate_ping_pong test case added to test explicit migration from device to sys memory for both private and coherent zone types. Helpers to migrate from device to sys memory and vicerversa were also added. Signed-off-by: Alex Sierra --- tools/testing/selftests/vm/hmm-tests.c | 137 +++++++++++++++++++++---- 1 file changed, 119 insertions(+), 18 deletions(-) diff --git a/tools/testing/selftests/vm/hmm-tests.c b/tools/testing/selft= ests/vm/hmm-tests.c index 5d1ac691b9f4..e7fa87618dd5 100644 --- a/tools/testing/selftests/vm/hmm-tests.c +++ b/tools/testing/selftests/vm/hmm-tests.c @@ -44,6 +44,7 @@ struct hmm_buffer { int fd; uint64_t cpages; uint64_t faults; + int zone_device_type; }; =20 #define TWOMEG (1 << 21) @@ -144,6 +145,7 @@ static int hmm_dmirror_cmd(int fd, } buffer->cpages =3D cmd.cpages; buffer->faults =3D cmd.faults; + buffer->zone_device_type =3D cmd.zone_device_type; =20 return 0; } @@ -211,6 +213,32 @@ static void hmm_nanosleep(unsigned int n) nanosleep(&t, NULL); } =20 +static int hmm_migrate_sys_to_dev(int fd, + struct hmm_buffer *buffer, + unsigned long npages) +{ + return hmm_dmirror_cmd(fd, HMM_DMIRROR_MIGRATE_TO_DEV, buffer, npages); +} + +static int hmm_migrate_dev_to_sys(int fd, + struct hmm_buffer *buffer, + unsigned long npages) +{ + return hmm_dmirror_cmd(fd, HMM_DMIRROR_MIGRATE_TO_SYS, buffer, npages); +} + +static int hmm_is_private_device(int fd, bool *res) +{ + struct hmm_buffer buffer; + int ret; + + buffer.ptr =3D 0; + ret =3D hmm_dmirror_cmd(fd, HMM_DMIRROR_GET_MEM_DEV_TYPE, &buffer, 1); + *res =3D (buffer.zone_device_type =3D=3D HMM_DMIRROR_MEMORY_DEVICE_PRIV= ATE); + + return ret; +} + /* * Simple NULL test of device open/close. */ @@ -875,7 +903,7 @@ TEST_F(hmm, migrate) ptr[i] =3D i; =20 /* Migrate memory to device. */ - ret =3D hmm_dmirror_cmd(self->fd, HMM_DMIRROR_MIGRATE, buffer, npages); + ret =3D hmm_migrate_sys_to_dev(self->fd, buffer, npages); ASSERT_EQ(ret, 0); ASSERT_EQ(buffer->cpages, npages); =20 @@ -923,7 +951,7 @@ TEST_F(hmm, migrate_fault) ptr[i] =3D i; =20 /* Migrate memory to device. */ - ret =3D hmm_dmirror_cmd(self->fd, HMM_DMIRROR_MIGRATE, buffer, npages); + ret =3D hmm_migrate_sys_to_dev(self->fd, buffer, npages); ASSERT_EQ(ret, 0); ASSERT_EQ(buffer->cpages, npages); =20 @@ -936,7 +964,7 @@ TEST_F(hmm, migrate_fault) ASSERT_EQ(ptr[i], i); =20 /* Migrate memory to the device again. */ - ret =3D hmm_dmirror_cmd(self->fd, HMM_DMIRROR_MIGRATE, buffer, npages); + ret =3D hmm_migrate_sys_to_dev(self->fd, buffer, npages); ASSERT_EQ(ret, 0); ASSERT_EQ(buffer->cpages, npages); =20 @@ -976,7 +1004,7 @@ TEST_F(hmm, migrate_shared) ASSERT_NE(buffer->ptr, MAP_FAILED); =20 /* Migrate memory to device. */ - ret =3D hmm_dmirror_cmd(self->fd, HMM_DMIRROR_MIGRATE, buffer, npages); + ret =3D hmm_migrate_sys_to_dev(self->fd, buffer, npages); ASSERT_EQ(ret, -ENOENT); =20 hmm_buffer_free(buffer); @@ -1015,7 +1043,7 @@ TEST_F(hmm2, migrate_mixed) p =3D buffer->ptr; =20 /* Migrating a protected area should be an error. */ - ret =3D hmm_dmirror_cmd(self->fd1, HMM_DMIRROR_MIGRATE, buffer, npages)= ; + ret =3D hmm_migrate_sys_to_dev(self->fd1, buffer, npages); ASSERT_EQ(ret, -EINVAL); =20 /* Punch a hole after the first page address. */ @@ -1023,7 +1051,7 @@ TEST_F(hmm2, migrate_mixed) ASSERT_EQ(ret, 0); =20 /* We expect an error if the vma doesn't cover the range. */ - ret =3D hmm_dmirror_cmd(self->fd1, HMM_DMIRROR_MIGRATE, buffer, 3); + ret =3D hmm_migrate_sys_to_dev(self->fd1, buffer, 3); ASSERT_EQ(ret, -EINVAL); =20 /* Page 2 will be a read-only zero page. */ @@ -1055,13 +1083,13 @@ TEST_F(hmm2, migrate_mixed) =20 /* Now try to migrate pages 2-5 to device 1. */ buffer->ptr =3D p + 2 * self->page_size; - ret =3D hmm_dmirror_cmd(self->fd1, HMM_DMIRROR_MIGRATE, buffer, 4); + ret =3D hmm_migrate_sys_to_dev(self->fd1, buffer, 4); ASSERT_EQ(ret, 0); ASSERT_EQ(buffer->cpages, 4); =20 /* Page 5 won't be migrated to device 0 because it's on device 1. */ buffer->ptr =3D p + 5 * self->page_size; - ret =3D hmm_dmirror_cmd(self->fd0, HMM_DMIRROR_MIGRATE, buffer, 1); + ret =3D hmm_migrate_sys_to_dev(self->fd0, buffer, 1); ASSERT_EQ(ret, -ENOENT); buffer->ptr =3D p; =20 @@ -1070,8 +1098,12 @@ TEST_F(hmm2, migrate_mixed) } =20 /* - * Migrate anonymous memory to device private memory and fault it back t= o system - * memory multiple times. + * Migrate anonymous memory to device memory and back to system memory + * multiple times. In case of private zone configuration, this is done + * through fault pages accessed by CPU. In case of coherent zone configu= ration, + * the pages from the device should be explicitly migrated back to syste= m memory. + * The reason is Coherent device zone has coherent access to CPU, theref= ore + * it will not generate any page fault. */ TEST_F(hmm, migrate_multiple) { @@ -1082,7 +1114,9 @@ TEST_F(hmm, migrate_multiple) unsigned long c; int *ptr; int ret; + bool is_private; =20 + ASSERT_EQ(hmm_is_private_device(self->fd, &is_private), 0); npages =3D ALIGN(HMM_BUFFER_SIZE, self->page_size) >> self->page_shift; ASSERT_NE(npages, 0); size =3D npages << self->page_shift; @@ -1107,8 +1141,7 @@ TEST_F(hmm, migrate_multiple) ptr[i] =3D i; =20 /* Migrate memory to device. */ - ret =3D hmm_dmirror_cmd(self->fd, HMM_DMIRROR_MIGRATE, buffer, - npages); + ret =3D hmm_migrate_sys_to_dev(self->fd, buffer, npages); ASSERT_EQ(ret, 0); ASSERT_EQ(buffer->cpages, npages); =20 @@ -1116,7 +1149,12 @@ TEST_F(hmm, migrate_multiple) for (i =3D 0, ptr =3D buffer->mirror; i < size / sizeof(*ptr); ++i) ASSERT_EQ(ptr[i], i); =20 - /* Fault pages back to system memory and check them. */ + /* Migrate back to system memory and check them. */ + if (!is_private) { + ret =3D hmm_migrate_dev_to_sys(self->fd, buffer, npages); + ASSERT_EQ(ret, 0); + } + for (i =3D 0, ptr =3D buffer->ptr; i < size / sizeof(*ptr); ++i) ASSERT_EQ(ptr[i], i); =20 @@ -1261,10 +1299,12 @@ TEST_F(hmm2, snapshot) unsigned char *m; int ret; int val; + bool is_private; =20 npages =3D 7; size =3D npages << self->page_shift; =20 + ASSERT_EQ(hmm_is_private_device(self->fd0, &is_private), 0); buffer =3D malloc(sizeof(*buffer)); ASSERT_NE(buffer, NULL); =20 @@ -1312,13 +1352,13 @@ TEST_F(hmm2, snapshot) =20 /* Page 5 will be migrated to device 0. */ buffer->ptr =3D p + 5 * self->page_size; - ret =3D hmm_dmirror_cmd(self->fd0, HMM_DMIRROR_MIGRATE, buffer, 1); + ret =3D hmm_migrate_sys_to_dev(self->fd0, buffer, 1); ASSERT_EQ(ret, 0); ASSERT_EQ(buffer->cpages, 1); =20 /* Page 6 will be migrated to device 1. */ buffer->ptr =3D p + 6 * self->page_size; - ret =3D hmm_dmirror_cmd(self->fd1, HMM_DMIRROR_MIGRATE, buffer, 1); + ret =3D hmm_migrate_sys_to_dev(self->fd1, buffer, 1); ASSERT_EQ(ret, 0); ASSERT_EQ(buffer->cpages, 1); =20 @@ -1335,9 +1375,16 @@ TEST_F(hmm2, snapshot) ASSERT_EQ(m[2], HMM_DMIRROR_PROT_ZERO | HMM_DMIRROR_PROT_READ); ASSERT_EQ(m[3], HMM_DMIRROR_PROT_READ); ASSERT_EQ(m[4], HMM_DMIRROR_PROT_WRITE); - ASSERT_EQ(m[5], HMM_DMIRROR_PROT_DEV_PRIVATE_LOCAL | - HMM_DMIRROR_PROT_WRITE); - ASSERT_EQ(m[6], HMM_DMIRROR_PROT_NONE); + if (is_private) { + ASSERT_EQ(m[5], HMM_DMIRROR_PROT_DEV_PRIVATE_LOCAL | + HMM_DMIRROR_PROT_WRITE); + ASSERT_EQ(m[6], HMM_DMIRROR_PROT_NONE); + } else { + ASSERT_EQ(m[5], HMM_DMIRROR_PROT_DEV_COHERENT | + HMM_DMIRROR_PROT_WRITE); + ASSERT_EQ(m[6], HMM_DMIRROR_PROT_DEV_COHERENT | + HMM_DMIRROR_PROT_WRITE); + } =20 hmm_buffer_free(buffer); } @@ -1485,4 +1532,58 @@ TEST_F(hmm2, double_map) hmm_buffer_free(buffer); } =20 +/* + * Migrate anonymous memory to device memory and migrate back to system = memory + * explicitly, without generating a page fault. + */ +TEST_F(hmm, migrate_ping_pong) +{ + struct hmm_buffer *buffer; + unsigned long npages; + unsigned long size; + unsigned long i; + int *ptr; + int ret; + + npages =3D ALIGN(HMM_BUFFER_SIZE, self->page_size) >> self->page_shift; + ASSERT_NE(npages, 0); + size =3D npages << self->page_shift; + + buffer =3D malloc(sizeof(*buffer)); + ASSERT_NE(buffer, NULL); + + buffer->fd =3D -1; + buffer->size =3D size; + buffer->mirror =3D malloc(size); + ASSERT_NE(buffer->mirror, NULL); + + buffer->ptr =3D mmap(NULL, size, + PROT_READ | PROT_WRITE, + MAP_PRIVATE | MAP_ANONYMOUS, + buffer->fd, 0); + ASSERT_NE(buffer->ptr, MAP_FAILED); + + /* Initialize buffer in system memory. */ + for (i =3D 0, ptr =3D buffer->ptr; i < size / sizeof(*ptr); ++i) + ptr[i] =3D i; + + /* Migrate memory to device. */ + ret =3D hmm_migrate_sys_to_dev(self->fd, buffer, npages); + ASSERT_EQ(ret, 0); + ASSERT_EQ(buffer->cpages, npages); + /* Check what the device read. */ + for (i =3D 0, ptr =3D buffer->mirror; i < size / sizeof(*ptr); ++i) + ASSERT_EQ(ptr[i], i); + + /* Migrate memory back to system mem. */ + ret =3D hmm_migrate_dev_to_sys(self->fd, buffer, npages); + ASSERT_EQ(ret, 0); + + /* Check the buffer migrated back to system memory. */ + for (i =3D 0, ptr =3D buffer->ptr; i < size / sizeof(*ptr); ++i) + ASSERT_EQ(ptr[i], i); + + hmm_buffer_free(buffer); +} + TEST_HARNESS_MAIN --=20 2.32.0