From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-wr0-f199.google.com (mail-wr0-f199.google.com [209.85.128.199]) by kanga.kvack.org (Postfix) with ESMTP id 8860D6B0005 for ; Tue, 6 Mar 2018 02:04:44 -0500 (EST) Received: by mail-wr0-f199.google.com with SMTP id p2so12741886wre.19 for ; Mon, 05 Mar 2018 23:04:44 -0800 (PST) Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id c11sor6714409wrb.66.2018.03.05.23.04.42 for (Google Transport Security); Mon, 05 Mar 2018 23:04:43 -0800 (PST) Date: Tue, 6 Mar 2018 08:04:37 +0100 From: Ingo Molnar Subject: Re: [PATCH 07/34] x86/entry/32: Restore segments before int registers Message-ID: <20180306070437.kf3fkevqj6cuxptz@gmail.com> References: <1520245563-8444-1-git-send-email-joro@8bytes.org> <1520245563-8444-8-git-send-email-joro@8bytes.org> <20180305131231.GR16484@8bytes.org> <20180305213550.GV16484@8bytes.org> <12c11262-5e0f-2987-0a74-3bde4b66c352@zytor.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <12c11262-5e0f-2987-0a74-3bde4b66c352@zytor.com> Sender: owner-linux-mm@kvack.org List-ID: To: "H. Peter Anvin" Cc: Linus Torvalds , Joerg Roedel , Brian Gerst , Thomas Gleixner , the arch/x86 maintainers , Linux Kernel Mailing List , linux-mm , Andrew Lutomirski , Dave Hansen , Josh Poimboeuf , =?iso-8859-1?Q?J=FCrgen_Gro=DF?= , Peter Zijlstra , Borislav Petkov , Jiri Kosina , Boris Ostrovsky , David Laight , Denys Vlasenko , Eduardo Valentin , Greg Kroah-Hartman , Will Deacon , "Liguori, Anthony" , Daniel Gruss , Hugh Dickins , Kees Cook , Andrea Arcangeli , Waiman Long , Pavel Machek , Joerg Roedel * H. Peter Anvin wrote: > On NX-enabled hardware NX works with PDE, but the PDPDT in general doesn't > have permission bits (it's really more of a set of four CR3s than a page > table level.) The 4 PDPDT entries are also shadowed in the CPU and are only refreshed on CR3 loads, not spontaneously reloaded from memory during TLB walk like regular page table entries, right? This too strengthens the notion that the third page table level of PAE is more like a special in-memory CR3[4] array. Thanks, Ingo -- To unsubscribe, send a message with 'unsubscribe linux-mm' in the body to majordomo@kvack.org. For more info on Linux MM, see: http://www.linux-mm.org/ . Don't email: email@kvack.org